{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T06:08:40Z","timestamp":1777097320234,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Sandia National Laboratories"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357543","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"417-427","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Page migration support for disaggregated non-volatile memories"],"prefix":"10.1145","author":[{"given":"Vamsee Reddy","family":"Kommareddy","sequence":"first","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon David","family":"Hammond","sequence":"additional","affiliation":[{"name":"Sandia National Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Clayton","family":"Hughes","sequence":"additional","affiliation":[{"name":"Sandia National Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad","family":"Samih","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amro","family":"Awad","sequence":"additional","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proc. USENIX Ann. Conf. 27--39","author":"Amit Nadav","year":"2017"},{"key":"e_1_3_2_1_2_1","unstructured":"A. Arpaci-Dusseau. 2000. Translation Lookaside Buffers (TLBs). http:\/\/pages.cs.wisc.edu\/~eli\/537\/lectures\/TLB.2x2.pdf  A. Arpaci-Dusseau. 2000. Translation Lookaside Buffers (TLBs). http:\/\/pages.cs.wisc.edu\/~eli\/537\/lectures\/TLB.2x2.pdf"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.38"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926284"},{"key":"e_1_3_2_1_5_1","volume-title":"Encyclopedia of Parallel Computing","author":"Bailey David H"},{"key":"e_1_3_2_1_6_1","unstructured":"Daniel Turull Chakri Padala and Vinay Yadav. 2017. Time for memory disaggregation? Ericsson Research Blog. Online]. https:\/\/www.ericsson.com\/research-blog\/time-memory-disaggregation\/ (may 2017).  Daniel Turull Chakri Padala and Vinay Yadav. 2017. Time for memory disaggregation? Ericsson Research Blog. Online]. https:\/\/www.ericsson.com\/research-blog\/time-memory-disaggregation\/ (may 2017)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_9_1","volume-title":"HP Discover 2014 conference held in Las Vegas June 10--12","author":"Comperchio Dan","year":"2014"},{"key":"e_1_3_2_1_10_1","unstructured":"CCIX Consortium. 2017. Online]. https:\/\/www.ccixconsortium.com\/ (2017).  CCIX Consortium. 2017. Online]. https:\/\/www.ccixconsortium.com\/ (2017)."},{"key":"e_1_3_2_1_11_1","unstructured":"GenZ Consortium. 2017. GenZ Core Specification. Online]. https:\/\/www.ericsson.com\/research-blog\/time-memory-disaggregation\/ (May 2017).  GenZ Consortium. 2017. GenZ Core Specification. Online]. https:\/\/www.ericsson.com\/research-blog\/time-memory-disaggregation\/ (May 2017)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3422"},{"key":"e_1_3_2_1_15_1","unstructured":"Geoffrey Gunow John Tramm Benoit Forget Kord Smith and Tim He. 2015. Simplemoc-a performance abstraction for 3d moc. (2015).  Geoffrey Gunow John Tramm Benoit Forget Kord Smith and Tim He. 2015. Simplemoc-a performance abstraction for 3d moc. (2015)."},{"key":"e_1_3_2_1_16_1","unstructured":"J. Cao H.-Y. Chen S. B. Eryilmaz S. W. Fong J. A. Incorvia Z. Jiang H. Li C. Neumann K. Okabe S. Qin J. Sohn Y. Wu S. Yu X. Zheng H.-S. P. Wong C. Ahn. [n. d.]. Stanford Memory Trends. Retrieved February 1 2019 from https:\/\/nano.stanford.edu\/stanford-memory-trends  J. Cao H.-Y. Chen S. B. Eryilmaz S. W. Fong J. A. Incorvia Z. Jiang H. Li C. Neumann K. Okabe S. Qin J. Sohn Y. Wu S. Yu X. Zheng H.-S. P. Wong C. Ahn. [n. d.]. Stanford Memory Trends. Retrieved February 1 2019 from https:\/\/nano.stanford.edu\/stanford-memory-trends"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. SDC.","author":"Handy Jim","year":"2015"},{"key":"e_1_3_2_1_19_1","unstructured":"Forbes Technology Council Jai Menon. 2018. The Rise Of Memory-Centric Architectures. Online]. https:\/\/www.forbes.com\/sites\/forbestechcouncil\/2018\/11\/16\/the-rise-of-memory-centric-architectures\/ (November 2018).  Forbes Technology Council Jai Menon. 2018. The Rise Of Memory-Centric Architectures. Online]. https:\/\/www.forbes.com\/sites\/forbestechcouncil\/2018\/11\/16\/the-rise-of-memory-centric-architectures\/ (November 2018)."},{"key":"e_1_3_2_1_20_1","first-page":"791","article-title":"Phase change memory","volume":"6","author":"Johnson Brian G","year":"2004","journal-title":"US Patent"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080245"},{"key":"e_1_3_2_1_22_1","volume-title":"Technical Report.","author":"Karlin Ian"},{"key":"e_1_3_2_1_23_1","unstructured":"VR Kommareddy A Awad C Hughes and SD Hammond. [n. d.]. Opal: A Centralized Memory Manager for Investigating Disaggregated Memory Systems. ([n. d.]).  VR Kommareddy A Awad C Hughes and SD Hammond. [n. d.]. Opal: A Centralized Memory Manager for Investigating Disaggregated Memory Systems. ([n. d.])."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2005.347050"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594255"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872401"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"Song Liu Brian Leung Alexander Neckar Seda Ogrenci Memik Gokhan Memik and Nikos Hardavellas. 2011. Hardware\/software techniques for DRAM thermal management. (2011).  Song Liu Brian Leung Alexander Neckar Seda Ogrenci Memik Gokhan Memik and Nikos Hardavellas. 2011. Hardware\/software techniques for DRAM thermal management. (2011).","DOI":"10.1109\/HPCA.2011.5749756"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2017.05.129"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628077"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.39"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416643"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_38_1","unstructured":"Xiaoyuan Wang. 2018. Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems. arXiv preprint arXiv:1806.00776 (2018).  Xiaoyuan Wang. 2018. Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems. arXiv preprint arXiv:1806.00776 (2018)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357543","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357543","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357543"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":39,"alternative-id":["10.1145\/3357526.3357543","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357543","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}