{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:34Z","timestamp":1750220854519,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Deutsche Forschungsgemeinschaft (DFG, German Research Foundation)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357545","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"3-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["NEMESYS"],"prefix":"10.1145","author":[{"given":"Sven","family":"Rheindt","sequence":"first","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Fried","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Lenke","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Nolte","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_2_1","unstructured":"The Go authors. 2019. mbitmap.go. https:\/\/go.googlesource.com\/go\/+\/d41a0a0690ccb699401c7c8904999895b2c92511\/src\/runtime\/mbitmap.go  The Go authors. 2019. mbitmap.go . https:\/\/go.googlesource.com\/go\/+\/d41a0a0690ccb699401c7c8904999895b2c92511\/src\/runtime\/mbitmap.go"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2534706.2534726"},{"volume-title":"9th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2010, October 4--6, 2010, Vancouver, BC, Canada, Proceedings. 1--16","year":"2010","author":"Boyd-Wickizer Silas","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(79)90044-8"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522319"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2883404.2883409"},{"key":"e_1_3_2_1_9_1","unstructured":"Cobham Gaisler. 2010. LEON 3.  Cobham Gaisler. 2010. LEON 3."},{"key":"e_1_3_2_1_10_1","unstructured":"Hybrid Memory Cube Consortium. 2019. Hybird Memory Cube Specification 2.1. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf  Hybrid Memory Cube Consortium. 2019. Hybird Memory Cube Specification 2.1 . http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf"},{"key":"e_1_3_2_1_12_1","unstructured":"Tilera Corp. 2009. TILE-Gx Processor Family Product Brief (archived). https:\/\/web.archive.org\/web\/20100411035435\/http:\/\/www.tilera.com\/pdf\/PB025_TILE-Gx_Processor_A_v3.pdf  Tilera Corp. 2009. TILE-Gx Processor Family Product Brief (archived). https:\/\/web.archive.org\/web\/20100411035435\/http:\/\/www.tilera.com\/pdf\/PB025_TILE-Gx_Processor_A_v3.pdf"},{"key":"e_1_3_2_1_13_1","unstructured":"Oracle Corporation. 2019. instanceKlass.hpp. https:\/\/hg.openjdk.java.net\/jdk10\/jdk10\/hotspot\/file\/5ab7a67bc155\/src\/share\/vm\/oops\/instanceKlass.hpp  Oracle Corporation. 2019. instanceKlass.hpp . https:\/\/hg.openjdk.java.net\/jdk10\/jdk10\/hotspot\/file\/5ab7a67bc155\/src\/share\/vm\/oops\/instanceKlass.hpp"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.15"},{"key":"e_1_3_2_1_15_1","unstructured":"PRO DESIGN Electronic GmbH. 2019. FPGA Module XC7V2000T. https:\/\/www.profpga.com\/products\/fpga-modules-overview\/virtex-7-based\/profpga-xc7v2000t  PRO DESIGN Electronic GmbH. 2019. FPGA Module XC7V2000T . https:\/\/www.profpga.com\/products\/fpga-modules-overview\/virtex-7-based\/profpga-xc7v2000t"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.10.010"},{"key":"e_1_3_2_1_17_1","unstructured":"Paul N. Hilfinger Dan Bonachea David Gay Susan Graham Ben Liblit Geoff Pike and Katherine Yelick. 2001. Titanium Language Reference Manual. Technical Report. Berkeley CA USA.  Paul N. Hilfinger Dan Bonachea David Gay Susan Graham Ben Liblit Geoff Pike and Katherine Yelick. 2001. Titanium Language Reference Manual . Technical Report. Berkeley CA USA."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967958"},{"key":"e_1_3_2_1_19_1","unstructured":"Cray Inc. 2019. Chapel Language Specification. https:\/\/chapel-lang.org\/docs\/_downloads\/chapelLanguageSpec.pdf  Cray Inc. 2019. Chapel Language Specification . https:\/\/chapel-lang.org\/docs\/_downloads\/chapelLanguageSpec.pdf"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.8"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240312"},{"volume-title":"Formic: Cost-efficient and Scalable Prototyping of Manycore Architectures. In 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. 61--64","author":"Lyberis S.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00022"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927281"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342152"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173200"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the International Workshop on Systems for Future Multi-Core Architectures (SFMA) (2011-04-10\/2011-04-13)","volume":"14","author":"Oechslein Benjamin","year":"2011"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.24"},{"key":"e_1_3_2_1_30_1","unstructured":"Peter Kogge. 2017. Memory Intensive Computing the 3rdWall and the Need for Innovation in Architecture. Univ. of Notre Dame. https:\/\/memsys.io\/wp-content\/uploads\/2017\/12\/The_Wall.pdf  Peter Kogge. 2017. Memory Intensive Computing the 3rdWall and the Need for Innovation in Architecture . Univ. of Notre Dame. https:\/\/memsys.io\/wp-content\/uploads\/2017\/12\/The_Wall.pdf"},{"volume-title":"SHARQ: Software-Defined Hardware-Managed Queues for Tile-Based Manycore Architectures. In International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIX)","year":"2019","author":"Rheindt Sven","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-77610-1_11"},{"key":"e_1_3_2_1_33_1","unstructured":"Vijay Saraswat Bard Bloom Igor Peshansky Olivier Tardieu and David Grove. 2019. X10 Language Specification. http:\/\/x10.sourceforge.net\/documentation\/languagespec\/x10-latest.pdf  Vijay Saraswat Bard Bloom Igor Peshansky Olivier Tardieu and David Grove. 2019. X10 Language Specification . http:\/\/x10.sourceforge.net\/documentation\/languagespec\/x10-latest.pdf"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/363534.363554"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876312"},{"key":"e_1_3_2_1_36_1","unstructured":"SPARC Inc. 1992. The SPARC Architecture Manual Version 8 (sav080si9308 ed.).  SPARC Inc. 1992. The SPARC Architecture Manual Version 8 (sav080si9308 ed.)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-27562-4_2"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24449-0_24"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485944"},{"volume-title":"Automation & Test in Europe Conference & Exhibition, DATE 2016","year":"2016","author":"Yitbarek Salessawi Ferede","key":"e_1_3_2_1_40_1"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357545","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357545"}},"subtitle":["near-memory graph copy enhanced system-software"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":39,"alternative-id":["10.1145\/3357526.3357545","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357545","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}