{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T08:26:05Z","timestamp":1774599965105,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1649242"],"award-info":[{"award-number":["1649242"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357547","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"428-438","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["The impact of cache inclusion policies on cache management techniques"],"prefix":"10.1145","author":[{"given":"Luna","family":"Backes","sequence":"first","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Texas A&M University and Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AnandTech. 2017. Skylake-X's New L3 Cache Architecture. https:\/\/www.anandtech.com\/show\/11464\/intel-announces-skylakex-\\bringing-18core-hcc-silicon-to-consumers-for-1999\/3. (2017). Accessed: 2018-04-03.  AnandTech. 2017. Skylake-X's New L3 Cache Architecture. https:\/\/www.anandtech.com\/show\/11464\/intel-announces-skylakex-\\bringing-18core-hcc-silicon-to-consumers-for-1999\/3. (2017). Accessed: 2018-04-03."},{"key":"e_1_3_2_1_2_1","volume-title":"Cortex-A9 Technical Reference Manual","unstructured":"Arm. 2012. Cortex-A9 Technical Reference Manual . http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0388i\/DDI0388I_cortex_a9_r4p1_trm.pdf. (2012). Accessed: 2017-04-30. Arm. 2012. Cortex-A9 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0388i\/DDI0388I_cortex_a9_r4p1_trm.pdf. (2012). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370860"},{"key":"e_1_3_2_1_6_1","volume-title":"The 2nd Cache Replacement Championship","author":"CRC","unstructured":"CRC 2017. The 2nd Cache Replacement Championship . http:\/\/crc2.ece.tamu.edu. (2017). Accessed: 2017-04-30. CRC 2017. The 2nd Cache Replacement Championship. http:\/\/crc2.ece.tamu.edu. (2017). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2567709.2502606"},{"key":"e_1_3_2_1_8_1","volume-title":"The 2nd Data Prefetching Championship","author":"DPC","unstructured":"DPC 2015. The 2nd Data Prefetching Championship . http:\/\/comparch-conf.gatech.edu\/dpc2. (2015). Accessed: 2017-04-22. DPC 2015. The 2nd Data Prefetching Championship. http:\/\/comparch-conf.gatech.edu\/dpc2. (2015). Accessed: 2017-04-22."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000075"},{"key":"e_1_3_2_1_11_1","unstructured":"IBM. 2012. IBM POWER5 Architecture. https:\/\/www.ibm.com\/developerworks\/community\/wikis\/home?lang=en#!\/wiki\/Power%20Systems\/page\/POWER5%20Architecture. (2012). Accessed: 2017-04-30.  IBM. 2012. IBM POWER5 Architecture. https:\/\/www.ibm.com\/developerworks\/community\/wikis\/home?lang=en#!\/wiki\/Power%20Systems\/page\/POWER5%20Architecture. (2012). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_12_1","unstructured":"IBM. 2013. IBM zEC12. https:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc25\/HC25.20-Processors1-epub\/HC25.26.220-zEC12-Processor-Sonnelitter-IBM-v5.pdf. (2013). Accessed: 2017-04-30.  IBM. 2013. IBM zEC12. https:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc25\/HC25.20-Processors1-epub\/HC25.26.220-zEC12-Processor-Sonnelitter-IBM-v5.pdf. (2013). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_13_1","unstructured":"IBM. 2016. IBM POWER7 Architecture. https:\/\/www.cs.rice.edu\/~johnmc\/comp522\/lecture-notes\/COMP522-2016-Lecture7-Power7.pdf. (2016). Accessed: 2017-04-30.  IBM. 2016. IBM POWER7 Architecture. https:\/\/www.cs.rice.edu\/~johnmc\/comp522\/lecture-notes\/COMP522-2016-Lecture7-Power7.pdf. (2016). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_14_1","volume-title":"Intel Pentium 4 Willamette","unstructured":"Intel. 2000. Intel Pentium 4 Willamette . http:\/\/ark.intel.com\/products\/27426\/Intel-Pentium-4-Processor-1_70-GHz-256K-Cache-400-MHz-FSB. (2000). Accessed: 2017-04-30. Intel. 2000. Intel Pentium 4 Willamette. http:\/\/ark.intel.com\/products\/27426\/Intel-Pentium-4-Processor-1_70-GHz-256K-Cache-400-MHz-FSB. (2000). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Optimization Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. (2016). Accessed: 2017-04-30.  Intel. 2016. Intel 64 and IA-32 Architectures Optimization Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. (2016). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_16_1","volume-title":"Knights Landing Architecture","unstructured":"Intel. 2016. Knights Landing Architecture . http:\/\/pages.cs.wisc.edu\/~david\/courses\/cs758\/Fall2016\/handouts\/restricted\/Knights-landing.pdf. (2016). Accessed: 2017-04-30. Intel. 2016. Knights Landing Architecture. http:\/\/pages.cs.wisc.edu\/~david\/courses\/cs758\/Fall2016\/handouts\/restricted\/Knights-landing.pdf. (2016). Accessed: 2017-04-30."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304614"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001146"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056045"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540733"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192015"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-43)","author":"Khan Samira M","year":"2010","unstructured":"Samira M Khan , Yingying Tian , and Daniel A Jim\u00e9nez . 2010 . Dead Block Replacement and Bypass with a Sampling Predictor . In Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-43) . 175--186. Samira M Khan, Yingying Tian, and Daniel A Jim\u00e9nez. 2010. Dead Block Replacement and Bypass with a Sampling Predictor. In Proceedings of the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-43). 175--186."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037701"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2677956"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/301464.301486"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_32_1","volume-title":"ISPEC CPU2017 benchmark suite. https:\/\/www.spec.org\/cpu2017","author":"SPEC.","year":"2017","unstructured":"SPEC. 2017 . ISPEC CPU2017 benchmark suite. https:\/\/www.spec.org\/cpu2017 . (2017). Accessed : 2017-11-22. SPEC. 2017. ISPEC CPU2017 benchmark suite. https:\/\/www.spec.org\/cpu2017. (2017). Accessed: 2017-11-22."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446065"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195641"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336221"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787314"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1153925.1154591"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357547","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357547","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357547"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":40,"alternative-id":["10.1145\/3357526.3357547","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357547","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}