{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T15:53:01Z","timestamp":1764172381460,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357550","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"41-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["PIMS"],"prefix":"10.1145","author":[{"given":"Jie","family":"Li","sequence":"first","affiliation":[{"name":"Texas Tech University"}]},{"given":"Xi","family":"Wang","sequence":"additional","affiliation":[{"name":"Texas Tech University"}]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory"}]},{"given":"Brody","family":"Williams","sequence":"additional","affiliation":[{"name":"Texas Tech University"}]},{"given":"John D.","family":"Leidel","sequence":"additional","affiliation":[{"name":"Tactical Computing Labs"}]},{"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"Texas Tech University"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750386"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0054"},{"key":"e_1_3_2_1_4_1","volume-title":"Retrieved","author":"Hybrid Memory Cube Consortium","year":"2015","unstructured":"Hybrid Memory Cube Consortium . 2015 . The HMC Specification 2.1 . Retrieved May, 2019 from http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf Hybrid Memory Cube Consortium. 2015. The HMC Specification 2.1. Retrieved May, 2019 from http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf"},{"key":"e_1_3_2_1_5_1","series-title":"SIAM review 51, 1","volume-title":"Optimization and performance modeling of stencil computations on modern microprocessors","author":"Datta Kaushik","year":"2009","unstructured":"Kaushik Datta , Shoaib Kamil , Samuel Williams , Leonid Oliker , John Shalf , and Katherine Yelick . 2009. Optimization and performance modeling of stencil computations on modern microprocessors . SIAM review 51, 1 ( 2009 ), 129--159. Kaushik Datta, Shoaib Kamil, Samuel Williams, Leonid Oliker, John Shalf, and Katherine Yelick. 2009. Optimization and performance modeling of stencil computations on modern microprocessors. SIAM review 51, 1 (2009), 129--159."},{"key":"e_1_3_2_1_6_1","unstructured":"Hikmet Dursun Ken-ichi Nomura Weiqiang Wang Manaschai Kunaseth Liu Peng Richard Seymour Rajiv K Kalia Aiichiro Nakano and Priya Vashishta. 2009. In-Core Optimization of High-Order Stencil Computations.. In PDPTA. 533--538.  Hikmet Dursun Ken-ichi Nomura Weiqiang Wang Manaschai Kunaseth Liu Peng Richard Seymour Rajiv K Kalia Aiichiro Nakano and Priya Vashishta. 2009. In-Core Optimization of High-Order Stencil Computations.. In PDPTA . 533--538."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781505"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088197"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/567112.567115"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3180"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2467268"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304619"},{"volume-title":"ACM SIGARCH Computer Architecture News","author":"Hsieh Kevin","key":"e_1_3_2_1_16_1","unstructured":"Kevin Hsieh , Eiman Ebrahimi , Gwangsun Kim , Niladrish Chatterjee , Mike O'Connor , Nandita Vijaykumar , Onur Mutlu , and Stephen W Keckler . 2016. Transparent offloading and mapping (TOM): Enabling programmer-transparent near-data processing in GPU systems . In ACM SIGARCH Computer Architecture News , Vol. 44 . IEEE Press , 204--216. Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, Niladrish Chatterjee, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W Keckler. 2016. Transparent offloading and mapping (TOM): Enabling programmer-transparent near-data processing in GPU systems. In ACM SIGARCH Computer Architecture News, Vol. 44. IEEE Press, 204--216."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_18_1","volume-title":"Retrieved","author":"JEDEC.","year":"2018","unstructured":"JEDEC. 2018 . HIGH BANDWIDTH MEMORY (HBM) DRAM . Retrieved May, 2019 from https:\/\/www.jedec.org\/document_search?search_api_views_fulltext=jesd235B JEDEC. 2018. HIGH BANDWIDTH MEMORY (HBM) DRAM. Retrieved May, 2019 from https:\/\/www.jedec.org\/document_search?search_api_views_fulltext=jesd235B"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMPC.1996.558065"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14778\/2367502.2367572"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1142\/S012962641442002X"},{"key":"e_1_3_2_1_22_1","volume-title":"Workshop on Near-Data Processing (WoNDP).","author":"Loh Gabriel H","year":"2013","unstructured":"Gabriel H Loh , Nuwan Jayasena , M Oskin , Mark Nutter , David Roberts , Mitesh Meswani , Dong Ping Zhang , and Mike Ignatowski . 2013 . A processing in memory taxonomy and a case for studying fixed-function pim . In Workshop on Near-Data Processing (WoNDP). Gabriel H Loh, Nuwan Jayasena, M Oskin, Mark Nutter, David Roberts, Mitesh Meswani, Dong Ping Zhang, and Mike Ignatowski. 2013. A processing in memory taxonomy and a case for studying fixed-function pim. In Workshop on Near-Data Processing (WoNDP)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063398"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513905"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.2"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2011.04.221"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989099"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751240"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the Workshop on Applications for Multi-and Many-Core Processors (A4MMC) at ISCA","volume":"3","author":"Strzodka Robert","year":"2011","unstructured":"Robert Strzodka , Mohammed Shaheen , Dawid Pajak , and West Pomeranian . 2011 . Impact of system and cache bandwidth on stencil computations across multiple processor generations . In Proceedings of the Workshop on Applications for Multi-and Many-Core Processors (A4MMC) at ISCA , Vol. 3 . 2. Robert Strzodka, Mohammed Shaheen, Dawid Pajak, and West Pomeranian. 2011. Impact of system and cache bandwidth on stencil computations across multiple processor generations. In Proceedings of the Workshop on Applications for Multi-and Many-Core Processors (A4MMC) at ISCA, Vol. 3. 2."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.47"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903478"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2016.31"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337821.3337867"},{"volume-title":"Retrieved","year":"2019","key":"e_1_3_2_1_41_1","unstructured":"Wikipedia. 2019 . SIMD . Retrieved May, 2019 from https:\/\/en.wikipedia.org\/wiki\/SIMD Wikipedia. 2019. SIMD. Retrieved May, 2019 from https:\/\/en.wikipedia.org\/wiki\/SIMD"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/76263.76337"},{"key":"e_1_3_2_1_43_1","volume-title":"Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1","author":"Wulf Wm A","year":"1995","unstructured":"Wm A Wulf and Sally A McKee . 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1 ( 1995 ), 20--24. Wm A Wulf and Sally A McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1 (1995), 20--24."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_45_1","unstructured":"Jiyuan Zhang Tze Meng Low Qi Guo and Franz Franchetti. [n. d.]. A 3D-Stacked Memory Manycore Stencil Accelerator System. ([n. d.]).  Jiyuan Zhang Tze Meng Low Qi Guo and Franz Franchetti. [n. d.]. A 3D-Stacked Memory Manycore Stencil Accelerator System. ([n. d.])."}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357550","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357550"}},"subtitle":["a lightweight processing-in-memory accelerator for stencil computations"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":43,"alternative-id":["10.1145\/3357526.3357550","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357550","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}