{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:44:10Z","timestamp":1761324250638,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357552","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"490-496","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["CIMAT"],"prefix":"10.1145","author":[{"given":"Hongwu","family":"Jiang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaochen","family":"Peng","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanshi","family":"Huang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"770","article-title":"Deep residual learning for image recognition","author":"He K.","year":"2016","journal-title":"IEEE Conference on Computer Vision and Pattern Recognition (CVPR)"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"In-datacenter performance analysis of a tensor processing unit","author":"Jouppi N. P.","year":"2017","journal-title":"ACM\/IEEE International Symposium on Computer Architecture (ISCA)"},{"key":"e_1_3_2_1_3_1","first-page":"21","article-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks","author":"Liu R.","year":"2018","journal-title":"IEEE\/ACM Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_2_1_5_1","first-page":"14","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"Shafiee A.","year":"2016","journal-title":"ACM\/IEEE International Symposium on Computer Architecture (ISCA)"},{"key":"e_1_3_2_1_6_1","first-page":"815","volume-title":"Automation & Test in Europe Conference (DATE)","author":"Li B.","year":"2018"},{"key":"e_1_3_2_1_7_1","first-page":"26","article-title":"Time: A training-in-memory architecture for memristor-based deep neural networks","author":"Cheng M.","year":"2017","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"e_1_3_2_1_8_1","first-page":"173","article-title":"XNOR-SRAM: In-memory computing SRAM macro for binary\/ternary deep neural networks","author":"Jiang Z.","year":"2018","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"Zhang J.","year":"2016","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_2_1_12_1","first-page":"1423","volume-title":"Automation & Test in Europe Conference (DATE)","author":"Sun X.","year":"2018"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"X. Peng etal \"Optimizing weight mapping and data flow for convolutional neural networks on RRAM based processing-in-memory architecture \" IEEE International Symposium on Circuits and Systems (ISCAS) 2019.  X. Peng et al. \"Optimizing weight mapping and data flow for convolutional neural networks on RRAM based processing-in-memory architecture \" IEEE International Symposium on Circuits and Systems (ISCAS) 2019.","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870354"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"e_1_3_2_1_17_1","unstructured":"R. Banner etal \"Scalable methods for 8-bit training of neural networks \" Advances in Neural Information Processing Systems (NIPS) 2018.  R. Banner et al. \"Scalable methods for 8-bit training of neural networks \" Advances in Neural Information Processing Systems (NIPS) 2018."},{"key":"e_1_3_2_1_18_1","unstructured":"S. Wu etal \"Training and inference with integers in deep neural networks \" International Conference on Learning Representations (ICLR) 2018.  S. Wu et al. \"Training and inference with integers in deep neural networks \" International Conference on Learning Representations (ICLR) 2018."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357552","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357552"}},"subtitle":["a transpose SRAM-based compute-in-memory architecture for deep neural network on-chip training"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":19,"alternative-id":["10.1145\/3357526.3357552","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357552","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}