{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:16:56Z","timestamp":1759133816214,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357553","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"439-450","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ARC"],"prefix":"10.1145","author":[{"given":"Dhruv","family":"Gajaria","sequence":"first","affiliation":[{"name":"University of Arizona"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tosiron","family":"Adegbija","sequence":"additional","affiliation":[{"name":"University of Arizona"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"key":"e_1_3_2_1_2_1","volume-title":"The GAP benchmark suite. arXiv preprint arXiv:1508.03619","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer , Krste Asanovi\u0107 , and David Patterson . 2015. The GAP benchmark suite. arXiv preprint arXiv:1508.03619 ( 2015 ). Scott Beamer, Krste Asanovi\u0107, and David Patterson. 2015. The GAP benchmark suite. arXiv preprint arXiv:1508.03619 (2015)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. 416--419","author":"Brock B.","key":"e_1_3_2_1_4_1","unstructured":"B. Brock and K. Rajamani . 2003. Dynamic power management for embedded systems [SOC design] . In IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. 416--419 . B. Brock and K. Rajamani. 2003. Dynamic power management for embedded systems [SOC design]. In IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings. 416--419."},{"volume-title":"Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. 171--182","author":"Brooks D.","key":"e_1_3_2_1_5_1","unstructured":"D. Brooks and M. Martonosi . 2001. Dynamic thermal management for high-performance microprocessors . In Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. 171--182 . D. Brooks and M. Martonosi. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. 171--182."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2008.10.053"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.11.005"},{"volume-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758)","author":"Choi Kihwan","key":"e_1_3_2_1_8_1","unstructured":"Kihwan Choi , R. Soma , and M. Pedram . 2004. Dynamic voltage and frequency scaling based on workload decomposition . In Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758) . 174--179. Kihwan Choi, R. Soma, and M. Pedram. 2004. Dynamic voltage and frequency scaling based on workload decomposition. In Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758). 174--179."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2012.6344429"},{"key":"e_1_3_2_1_11_1","volume-title":"Feature selection for classification. Intelligent data analysis 1, 1--4","author":"Dash Manoranjan","year":"1997","unstructured":"Manoranjan Dash and Huan Liu . 1997. Feature selection for classification. Intelligent data analysis 1, 1--4 ( 1997 ), 131--156. Manoranjan Dash and Huan Liu. 1997. Feature selection for classification. Intelligent data analysis 1, 1--4 (1997), 131--156."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_14_1","first-page":"7","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","volume":"31","author":"Dong Xiangyu","year":"2012","unstructured":"Xiangyu Dong , Cong Xu , Yuan Xie , and Norman P. Jouppi . 2012 . NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory . Trans. Comp.-Aided Des. Integ. Cir. Sys. 31 , 7 (July 2012), 994--1007. Xiangyu Dong, Cong Xu, Yuan Xie, and Norman P. Jouppi. 2012. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. Trans. Comp.-Aided Des. Integ. Cir. Sys. 31, 7 (July 2012), 994--1007.","journal-title":"Trans. Comp.-Aided Des. Integ. Cir. Sys."},{"key":"e_1_3_2_1_15_1","volume-title":"Exploring Hybrid Memory Caches in Chip Multiprocessors. In 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE, 1--8.","author":"Donyanavard Brvan","year":"2018","unstructured":"Brvan Donyanavard , Amir Mahdi Hosseini Monazzah , Nikil Dutt , and Tiago M\u00fcck . 2018 . Exploring Hybrid Memory Caches in Chip Multiprocessors. In 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE, 1--8. Brvan Donyanavard, Amir Mahdi Hosseini Monazzah, Nikil Dutt, and Tiago M\u00fcck. 2018. Exploring Hybrid Memory Caches in Chip Multiprocessors. In 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE, 1--8."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2012.11"},{"key":"e_1_3_2_1_17_1","first-page":"3427","article-title":"Improved decision tree induction algorithm with feature selection, cross validation, model complexity and reduced error pruning","volume":"3","author":"Galathiya AS","year":"2012","unstructured":"AS Galathiya , AP Ganatra , and CK Bhensdadia . 2012 . Improved decision tree induction algorithm with feature selection, cross validation, model complexity and reduced error pruning . International Journal of Computer Science and Information Technologies 3 , 2 (2012), 3427 -- 3431 . AS Galathiya, AP Ganatra, and CK Bhensdadia. 2012. Improved decision tree induction algorithm with feature selection, cross validation, model complexity and reduced error pruning. International Journal of Computer Science and Information Technologies 3, 2 (2012), 3427--3431.","journal-title":"International Journal of Computer Science and Information Technologies"},{"volume-title":"Experiments with odroid-xu3 board","author":"Gensh Rem","key":"e_1_3_2_1_18_1","unstructured":"Rem Gensh , Ali Aalsaud , Ashur Rafiev , Fei Xia , Alexei Iliasov , Alexander Romanovsky , and Alex Yakovlev . 2015. Experiments with odroid-xu3 board . Newcastle University , Computing Science . Rem Gensh, Ali Aalsaud, Ashur Rafiev, Fei Xia, Alexei Iliasov, Alexander Romanovsky, and Alex Yakovlev. 2015. Experiments with odroid-xu3 board. Newcastle University, Computing Science."},{"key":"e_1_3_2_1_19_1","volume-title":"big. little processing with arm cortex-a15 and cortex-a7","author":"Greenhalgh P","year":"2011","unstructured":"P Greenhalgh . 2011. big. little processing with arm cortex-a15 and cortex-a7 . 2011 . Citado na (2011), 46. P Greenhalgh. 2011. big. little processing with arm cortex-a15 and cortex-a7. 2011. Citado na (2011), 46."},{"volume-title":"Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538)","author":"Guthaus M. R.","key":"e_1_3_2_1_20_1","unstructured":"M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , and R. B. Brown . 2001. MiBench: A free, commercially representative embedded benchmark suite . In Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538) . 3--14. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No.01EX538). 3--14."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124721"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379270"},{"key":"e_1_3_2_1_24_1","volume-title":"DAC Design Automation Conference","author":"Jog Adwait","year":"2012","unstructured":"Adwait Jog , A. K. Mishra , C. Xu , Y. Xie , V. Narayanan , R. Iyer , and C. R. Das . 2012. Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs . In DAC Design Automation Conference 2012 . 243--252. Adwait Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer, and C. R. Das. 2012. Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs. In DAC Design Automation Conference 2012. 243--252."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2059270"},{"volume-title":"Magellan: a search and machine learning-based framework for fast multi-core design space exploration and optimization. In 2008 Design, Automation and Test in Europe","author":"Kang Sukhun","key":"e_1_3_2_1_26_1","unstructured":"Sukhun Kang and Rakesh Kumar . 2008. Magellan: a search and machine learning-based framework for fast multi-core design space exploration and optimization. In 2008 Design, Automation and Test in Europe . IEEE , 1432--1437. Sukhun Kang and Rakesh Kumar. 2008. Magellan: a search and machine learning-based framework for fast multi-core design space exploration and optimization. In 2008 Design, Automation and Test in Europe. IEEE, 1432--1437."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"e_1_3_2_1_28_1","volume-title":"Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design","author":"Kuan Kyle","year":"2019","unstructured":"Kyle Kuan and Tosiron Adegbija . 2019. Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2019 ). Kyle Kuan and Tosiron Adegbija. 2019. Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2019)."},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the 34th International Conference on Machine Learning -","volume":"70","author":"Kumar Ashish","year":"2017","unstructured":"Ashish Kumar , Saurabh Goyal , and Manik Varma . 2017 . Resource-efficient Machine Learning in 2 KB RAM for the Internet of Things . In Proceedings of the 34th International Conference on Machine Learning - Volume 70 (ICML'17). JMLR.org, 1935--1944. http:\/\/dl.acm.org\/citation.cfm?id=3305381.3305581 Ashish Kumar, Saurabh Goyal, and Manik Varma. 2017. Resource-efficient Machine Learning in 2 KB RAM for the Internet of Things. In Proceedings of the 34th International Conference on Machine Learning - Volume 70 (ICML'17). JMLR.org, 1935--1944. http:\/\/dl.acm.org\/citation.cfm?id=3305381.3305581"},{"volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36)","author":"Kumar Rakesh","key":"e_1_3_2_1_30_1","unstructured":"Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , and Dean M. Tullsen . 2003. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36) . IEEE Computer Society, Washington, DC, USA, 81--. http:\/\/dl.acm.org\/citation.cfm?id=956417.956569 Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, and Dean M. Tullsen. 2003. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington, DC, USA, 81--. http:\/\/dl.acm.org\/citation.cfm?id=956417.956569"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the 2010 international conference on Power aware computing and systems. 1--8.","author":"Sueur Etienne Le","year":"2010","unstructured":"Etienne Le Sueur and Gernot Heiser . 2010 . Dynamic voltage and frequency scaling: The laws of diminishing returns . In Proceedings of the 2010 international conference on Power aware computing and systems. 1--8. Etienne Le Sueur and Gernot Heiser. 2010. Dynamic voltage and frequency scaling: The laws of diminishing returns. In Proceedings of the 2010 international conference on Power aware computing and systems. 1--8."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509608"},{"volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 469--480","author":"Li S.","key":"e_1_3_2_1_34_1","unstructured":"S. Li , J. H. Ahn , R. D. Strong , J. B. Brockman , D. M. Tullsen , and N. P. Jouppi . 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures . In 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 469--480 . S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 469--480."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.158"},{"key":"e_1_3_2_1_36_1","volume-title":"Dynamic multicore resource management: A machine learning approach","author":"Martinez Jose F","year":"2009","unstructured":"Jose F Martinez and Engin Ipek . 2009. Dynamic multicore resource management: A machine learning approach . IEEE micro 29, 5 ( 2009 ), 8--17. Jose F Martinez and Engin Ipek. 2009. Dynamic multicore resource management: A machine learning approach. IEEE micro 29, 5 (2009), 8--17."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/268940.268945"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"},{"volume-title":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). 162--169","author":"Peneau P.","key":"e_1_3_2_1_40_1","unstructured":"P. Peneau , R. Bouziane , A. Gamati\u00c3l' , E. Rohou , F. Bruguier , G. Sassatelli , L. Torres , and S. Senni . 2016. Loop optimization in presence of STT-MRAM caches: A study of performance-energy tradeoffs . In 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). 162--169 . P. Peneau, R. Bouziane, A. Gamati\u00c3l', E. Rohou, F. Bruguier, G. Sassatelli, L. Torres, and S. Senni. 2016. Loop optimization in presence of STT-MRAM caches: A study of performance-energy tradeoffs. In 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). 162--169."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1958746.1958758"},{"key":"e_1_3_2_1_42_1","volume-title":"A survey of decision tree classifier methodology","author":"Rasoul Safavian S","year":"1991","unstructured":"S Rasoul Safavian and David Landgrebe . 1991. A survey of decision tree classifier methodology . IEEE transactions on systems, man, and cybernetics 21, 3 ( 1991 ), 660--674. S Rasoul Safavian and David Landgrebe. 1991. A survey of decision tree classifier methodology. IEEE transactions on systems, man, and cybernetics 21, 3 (1991), 660--674."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICAICTA.2016.7803082"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744911"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09)","author":"Avesta Sasan","year":"2009","unstructured":"Avesta Sasan (Mohammad A Makhzan), Houman Homayoun , Ahmed Eltawil , and Fadi Kurdahi . 2009 . Process Variation Aware SRAM\/Cache for Aggressive Voltage-frequency Scaling . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09) . European Design and Automation Association, 3001 Leuven, Belgium, Belgium, 911--916. http:\/\/dl.acm.org\/citation.cfm?id= 1874620.1874845 Avesta Sasan (Mohammad A Makhzan), Houman Homayoun, Ahmed Eltawil, and Fadi Kurdahi. 2009. Process Variation Aware SRAM\/Cache for Aggressive Voltage-frequency Scaling. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09). European Design and Automation Association, 3001 Leuven, Belgium, Belgium, 911--916. http:\/\/dl.acm.org\/citation.cfm?id=1874620.1874845"},{"volume-title":"2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). 873--878","author":"Sharifi S.","key":"e_1_3_2_1_46_1","unstructured":"S. Sharifi , A. K. Coskun , and T. S. Rosing . 2010. Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor SoCs . In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). 873--878 . S. Sharifi, A. K. Coskun, and T. S. Rosing. 2010. Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor SoCs. In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). 873--878."},{"key":"e_1_3_2_1_47_1","unstructured":"Daniel Shelepov and Alexandra Fedorova. 2008. Scheduling on heterogeneous multicore processors using architectural signatures. (2008).  Daniel Shelepov and Alexandra Fedorova. 2008. Scheduling on heterogeneous multicore processors using architectural signatures. (2008)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206984"},{"volume-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture. 50--61","author":"Smullen C. W.","key":"e_1_3_2_1_50_1","unstructured":"C. W. Smullen , V. Mohan , A. Nigam , S. Gurumurthi , and M. R. Stan . 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches . In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 50--61 . C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan. 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 50--61."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541974"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 329--338","author":"Sun Z.","key":"e_1_3_2_1_53_1","unstructured":"Z. Sun , X. Bi , H. Li , W. F. Wong , Z. L. Ong , X. Zhu , and W. Wu . 2011. Multi retention level STT-RAM cache designs with a dynamic refresh scheme . In 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 329--338 . Z. Sun, X. Bi, H. Li, W. F. Wong, Z. L. Ong, X. Zhu, and W. Wu. 2011. Multi retention level STT-RAM cache designs with a dynamic refresh scheme. In 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 329--338."},{"volume-title":"Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems. In 2010 23rd International Conference on VLSI Design. 357--362","author":"Wang W.","key":"e_1_3_2_1_54_1","unstructured":"W. Wang and P. Mishra . 2010 . Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems. In 2010 23rd International Conference on VLSI Design. 357--362 . W. Wang and P. Mishra. 2010. Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems. In 2010 23rd International Conference on VLSI Design. 357--362."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2008.12.039"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357553","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357553"}},"subtitle":["DVFS-aware asymmetric-retention STT-RAM caches for energy-efficient multicore processors"],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":55,"alternative-id":["10.1145\/3357526.3357553","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357553","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}