{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:35Z","timestamp":1750220855458,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":67,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010664","name":"H2020 Future and Emerging Technologies","doi-asserted-by":"publisher","award":["754337"],"award-info":[{"award-number":["754337"]}],"id":[{"id":"10.13039\/100010664","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357555","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"235-249","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Scaling the capacity of memory systems; evolution and key approaches"],"prefix":"10.1145","author":[{"given":"Kyriakos","family":"Paraskevas","sequence":"first","affiliation":[{"name":"University of Manchester, United Kingdom"}]},{"given":"Andrew","family":"Attwood","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}]},{"given":"Mikel","family":"Luj\u00e1n","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}]},{"given":"John","family":"Goodacre","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"volume-title":"d.]. AMBA AXI specs","key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. AMBA AXI specs . http:\/\/www.gstitt.ece.ufl.edu\/courses\/fall15\/eel4720_5721\/labs\/refs\/AXI4_specification.pdf. Accessed: 2019-05-31. [n. d.]. AMBA AXI specs. http:\/\/www.gstitt.ece.ufl.edu\/courses\/fall15\/eel4720_5721\/labs\/refs\/AXI4_specification.pdf. Accessed: 2019-05-31."},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. Silicon Graphics -- SGI -- Computing History. http:\/\/www.computinghistory.org.uk\/det\/8312\/Silicon-Graphics-SGI  [n. d.]. Silicon Graphics -- SGI -- Computing History. http:\/\/www.computinghistory.org.uk\/det\/8312\/Silicon-Graphics-SGI"},{"key":"e_1_3_2_1_3_1","unstructured":"2017. Co-designed Innovation and System for Resilient Exascale Computing in Europe: From Applications to Silicon. http:\/\/cordis.europa.eu\/project\/rcn\/210095{_}en.html  2017. Co-designed Innovation and System for Resilient Exascale Computing in Europe: From Applications to Silicon. http:\/\/cordis.europa.eu\/project\/rcn\/210095{_}en.html"},{"key":"e_1_3_2_1_4_1","unstructured":"2019. The Vulcan Microarchitecture. https:\/\/en.wikichip.org\/wiki\/cavium\/microarchitectures\/vulcan  2019. The Vulcan Microarchitecture. https:\/\/en.wikichip.org\/wiki\/cavium\/microarchitectures\/vulcan"},{"key":"e_1_3_2_1_5_1","volume-title":"Shared memory consistency models: A tutorial. computer 29, 12","author":"Adve Sarita V","year":"1996","unstructured":"Sarita V Adve and Kourosh Gharachorloo . 1996. Shared memory consistency models: A tutorial. computer 29, 12 ( 1996 ), 66--76. Sarita V Adve and Kourosh Gharachorloo. 1996. Shared memory consistency models: A tutorial. computer 29, 12 (1996), 66--76."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_2_1_7_1","volume-title":"Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Pier Stanislao Paolucci, Elena Pastorelli, et al.","author":"Ammendola Roberto","year":"2018","unstructured":"Roberto Ammendola , Andrea Biagioni , Fabrizio Capuani , Paolo Cretaro , Giulia De Bonis , Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Pier Stanislao Paolucci, Elena Pastorelli, et al. 2018 . Large Scale Low Power Computing System-Status of Network Design in ExaNeSt and EuroExa Projects . arXiv preprint arXiv:1804.03893 (2018). Roberto Ammendola, Andrea Biagioni, Fabrizio Capuani, Paolo Cretaro, Giulia De Bonis, Francesca Lo Cicero, Alessandro Lonardo, Michele Martinelli, Pier Stanislao Paolucci, Elena Pastorelli, et al. 2018. Large Scale Low Power Computing System-Status of Network Design in ExaNeSt and EuroExa Projects. arXiv preprint arXiv:1804.03893 (2018)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"e_1_3_2_1_9_1","volume-title":"MCDRAM as High-Bandwidth Memory (HBM) in Knights Landing processors: developers guide. Colfax International","author":"Asai Ryo","year":"2016","unstructured":"Ryo Asai . 2016. MCDRAM as High-Bandwidth Memory (HBM) in Knights Landing processors: developers guide. Colfax International ( 2016 ). Ryo Asai. 2016. MCDRAM as High-Bandwidth Memory (HBM) in Knights Landing processors: developers guide. Colfax International (2016)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132422"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2668930.2688059"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.2172\/1088065"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SMC-IT.2006.35"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74447"},{"key":"e_1_3_2_1_15_1","volume-title":"https:\/\/www.marvell.com\/documents\/cmvd78bk8mesogdusz6t\/","author":"Brief Product","year":"2018","unstructured":"Cavium. 2018. ThunderX2\u00aeCN99XX Product Brief . ( 2018 ). https:\/\/www.marvell.com\/documents\/cmvd78bk8mesogdusz6t\/ Cavium. 2018. ThunderX2\u00aeCN99XXProduct Brief. (2018). https:\/\/www.marvell.com\/documents\/cmvd78bk8mesogdusz6t\/"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342007078442"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2020373.2020375"},{"key":"e_1_3_2_1_18_1","volume-title":"USENIX Annual Technical Conference. 349--362","author":"Chapman Matthew","year":"2009","unstructured":"Matthew Chapman and Gernot Heiser . 2009 . vNUMA: A Virtual Shared-Memory Multiprocessor .. In USENIX Annual Technical Conference. 349--362 . Matthew Chapman and Gernot Heiser. 2009. vNUMA: A Virtual Shared-Memory Multiprocessor.. In USENIX Annual Technical Conference. 349--362."},{"key":"e_1_3_2_1_20_1","volume-title":"DATE: ARM proposes \u00e2\u0102Ÿunit of compute' as basis for energy-efficient systems","author":"Collins Luke","year":"2013","unstructured":"Luke Collins . 2013 . DATE: ARM proposes \u00e2\u0102Ÿunit of compute' as basis for energy-efficient systems . http:\/\/www.techdesignforums.com\/blog\/2013\/03\/22\/date-arm-unit-of-compute-energy-efficient-systems\/ Luke Collins. 2013. DATE: ARM proposes \u00e2\u0102Ÿunit of compute' as basis for energy-efficient systems. http:\/\/www.techdesignforums.com\/blog\/2013\/03\/22\/date-arm-unit-of-compute-energy-efficient-systems\/"},{"key":"e_1_3_2_1_24_1","unstructured":"System Architecture Manager Dan Bouvier. 2003. RapidIO: The Interconnect Architecturefor High Performance Embedded Systems. (2003).  System Architecture Manager Dan Bouvier. 2003. RapidIO: The Interconnect Architecturefor High Performance Embedded Systems. (2003)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2015.15"},{"volume-title":"11th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 14). 401--414.","author":"Dragojevi\u0107 Aleksandar","key":"e_1_3_2_1_27_1","unstructured":"Aleksandar Dragojevi\u0107 , Dushyanth Narayanan , Miguel Castro , and Orion Hodson . 2014. FaRM: Fast remote memory . In 11th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 14). 401--414. Aleksandar Dragojevi\u0107, Dushyanth Narayanan, Miguel Castro, and Orion Hodson. 2014. FaRM: Fast remote memory. In 11th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 14). 401--414."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.15"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the 2006 ACM\/IEEE conference on Supercomputing. ACM, 27","author":"El-Ghazawi Tarek","year":"2006","unstructured":"Tarek El-Ghazawi and Lauren Smith . 2006 . UPC: unified parallel C . In Proceedings of the 2006 ACM\/IEEE conference on Supercomputing. ACM, 27 . Tarek El-Ghazawi and Lauren Smith. 2006. UPC: unified parallel C. In Proceedings of the 2006 ACM\/IEEE conference on Supercomputing. ACM, 27."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837615"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/3306619.3306622"},{"key":"e_1_3_2_1_32_1","unstructured":"Marshall Gunnell. 2018. Samsung Begins 7nm EUV Production Unveils Next Generation NAND SSD & DRAM. https:\/\/www.storagereview.com\/samsung_begins_7nm_euv_production_unveils_next_generation_nand_ssd_dram  Marshall Gunnell. 2018. Samsung Begins 7nm EUV Production Unveils Next Generation NAND SSD & DRAM. https:\/\/www.storagereview.com\/samsung_begins_7nm_euv_production_unveils_next_generation_nand_ssd_dram"},{"key":"e_1_3_2_1_33_1","unstructured":"Alex Hutcheson and Vincent Natoli. 2011. Memory bound vs. compute bound: A quantitative study of cache and memory bandwidth in high performance applications. In Technical report Stone Ridge Technology.  Alex Hutcheson and Vincent Natoli. 2011. Memory bound vs. compute bound: A quantitative study of cache and memory bandwidth in high performance applications. In Technical report Stone Ridge Technology."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2451652"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240426"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"e_1_3_2_1_37_1","volume-title":"23rd Annual International Symposium on Computer Architecture (ISCA'96)","author":"Kagi A","year":"1996","unstructured":"A Kagi , James R Goodman , and Doug Burger . 1996 . Memory bandwidth limitations of future microprocessors . In 23rd Annual International Symposium on Computer Architecture (ISCA'96) . IEEE, 78--78. A Kagi, James R Goodman, and Doug Burger. 1996. Memory bandwidth limitations of future microprocessors. In 23rd Annual International Symposium on Computer Architecture (ISCA'96). IEEE, 78--78."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.106"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749246.2749250"},{"key":"e_1_3_2_1_40_1","first-page":"23","article-title":"TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems","volume":"1994","author":"Keleher Peter J","year":"1994","unstructured":"Peter J Keleher , Alan L Cox , Sandhya Dwarkadas , and Willy Zwaenepoel . 1994 . TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems .. In USENIX Winter , Vol. 1994. 23 -- 36 . Peter J Keleher, Alan L Cox, Sandhya Dwarkadas, and Willy Zwaenepoel. 1994. TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems.. In USENIX Winter, Vol. 1994. 23--36.","journal-title":"USENIX Winter"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201000599"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2018.95"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508834.2513149"},{"key":"e_1_3_2_1_44_1","volume-title":"Receive-Side Notification for Enhanced RDMA in FPGA Based Networks. In International Conference on Architecture of Computing Systems. Springer, 224--235","author":"Lant Joshua","year":"2019","unstructured":"Joshua Lant , Andrew Attwood , Javier Navaridas , Mikel Lujan , and John Goodacre . 2019 . Receive-Side Notification for Enhanced RDMA in FPGA Based Networks. In International Conference on Architecture of Computing Systems. Springer, 224--235 . Joshua Lant, Andrew Attwood, Javier Navaridas, Mikel Lujan, and John Goodacre. 2019. Receive-Side Notification for Enhanced RDMA in FPGA Based Networks. In International Conference on Architecture of Computing Systems. Springer, 224--235."},{"key":"e_1_3_2_1_45_1","unstructured":"Joshua Lant Caroline Concatto Andrew Attwood Jose A Pascual Mike Ashworth Javier Navaridas Mikel Luj\u00e1n and John Goodacre. [n. d.]. Enabling shared memory communication in networks of MPSoCs. Concurrency and Computation: Practice and Experience ([n. d.]) e4774.  Joshua Lant Caroline Concatto Andrew Attwood Jose A Pascual Mike Ashworth Javier Navaridas Mikel Luj\u00e1n and John Goodacre. [n. d.]. Enabling shared memory communication in networks of MPSoCs. Concurrency and Computation: Practice and Experience ([n. d.]) e4774."},{"key":"e_1_3_2_1_46_1","volume-title":"Multiprocessor design options and the Silicon Graphics S2MP architecture. Computer physics communications 110, 1--3","author":"Lenoski Daniel","year":"1998","unstructured":"Daniel Lenoski . 1998. Multiprocessor design options and the Silicon Graphics S2MP architecture. Computer physics communications 110, 1--3 ( 1998 ), 59--68. Daniel Lenoski. 1998. Multiprocessor design options and the Silicon Graphics S2MP architecture. Computer physics communications 110, 1--3 (1998), 59--68."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240315"},{"key":"e_1_3_2_1_48_1","volume-title":"Kallimanis and Manolis Katevenis","author":"Nikos Chrysos Vassilis Papaeustathiou Marios Asiminakis","year":"2019","unstructured":"Marios Asiminakis Nikos Chrysos Vassilis Papaeustathiou Pantelis Xirouchakis Michalis Gianoudis Nikolaos Dimou Antonis Psistakis Panagiotis Peristerakis Giorgos Kalokairinos Manolis Ploumidis , Nikolaos D. Kallimanis and Manolis Katevenis . 2019 . Software and Hardware co-design for low-power HPC platforms. Marios Asiminakis Nikos Chrysos Vassilis Papaeustathiou Pantelis Xirouchakis Michalis Gianoudis Nikolaos Dimou Antonis Psistakis Panagiotis Peristerakis Giorgos Kalokairinos Manolis Ploumidis, Nikolaos D. Kallimanis and Manolis Katevenis. 2019. Software and Hardware co-design for low-power HPC platforms."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Milo Martin Mark D Hill and Daniel J Sorin. 2012. Why on-chip cache coherence is here to stay. (2012).  Milo Martin Mark D Hill and Daniel J Sorin. 2012. Why on-chip cache coherence is here to stay. (2012).","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452060"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"Constance Moreau-Luchaire C Moutafis Nicolas Reyren Jo\u00e3o Sampaio CAF Vaz N Van Horne Karim Bouzehouane K Garcia C Deranlot P Warnicke etal 2016. Additive interfacial chiral interaction in multilayers for stabilization of small individual skyrmions at room temperature. Nature nanotechnology 11 5 (2016) 444.  Constance Moreau-Luchaire C Moutafis Nicolas Reyren Jo\u00e3o Sampaio CAF Vaz N Van Horne Karim Bouzehouane K Garcia C Deranlot P Warnicke et al. 2016. Additive interfacial chiral interaction in multilayers for stabilization of small individual skyrmions at room temperature. Nature nanotechnology 11 5 (2016) 444.","DOI":"10.1038\/nnano.2015.313"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088193"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.3001249"},{"key":"e_1_3_2_1_56_1","unstructured":"Jacob Nelson Brandon Holt Brandon Myers Preston Briggs Luis Ceze Simon Kahan and Mark Oskin. 2015. Latency-tolerant software distributed shared memory. In 2015 {USENIX} Annual Technical Conference ({USENIX}{ATC} 15). 291--305.  Jacob Nelson Brandon Holt Brandon Myers Preston Briggs Luis Ceze Simon Kahan and Mark Oskin. 2015. Latency-tolerant software distributed shared memory. In 2015 {USENIX} Annual Technical Conference ({USENIX}{ATC} 15). 291--305."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/289918.289920"},{"key":"e_1_3_2_1_58_1","volume-title":"Memory Forum Workshop.","author":"O\u00e2\u0102 Mike","year":"2014","unstructured":"Mike O\u00e2\u0102 ŹConnor. 2014 . Highlights of the high-bandwidth memory (hbm) standard . In Memory Forum Workshop. Mike O\u00e2\u0102ŹConnor. 2014. Highlights of the high-bandwidth memory (hbm) standard. In Memory Forum Workshop."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2018.08.240"},{"volume-title":"Hybrid memory cube (HMC). In 2011 IEEE Hot chips 23 symposium (HCS)","author":"Pawlowski J Thomas","key":"e_1_3_2_1_60_1","unstructured":"J Thomas Pawlowski . 2011. Hybrid memory cube (HMC). In 2011 IEEE Hot chips 23 symposium (HCS) . IEEE , 1--24. J Thomas Pawlowski. 2011. Hybrid memory cube (HMC). In 2011 IEEE Hot chips 23 symposium (HCS). IEEE, 1--24."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361073"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.37"},{"key":"e_1_3_2_1_65_1","volume-title":"IR-drop in on-chip power distribution networks of ICs with nonuniform power consumption","author":"Rius Josep","year":"2013","unstructured":"Josep Rius . 2013. IR-drop in on-chip power distribution networks of ICs with nonuniform power consumption . IEEE transactions on very large scale integration (VLSI) systems 21, 3 ( 2013 ), 512--522. Josep Rius. 2013. IR-drop in on-chip power distribution networks of ICs with nonuniform power consumption. IEEE transactions on very large scale integration (VLSI) systems 21, 3 (2013), 512--522."},{"key":"e_1_3_2_1_67_1","unstructured":"Einar Rustad. 2007. A high level technical overview of the NumaConnect technology and products. (2007).  Einar Rustad. 2007. A high level technical overview of the NumaConnect technology and products. (2007)."},{"key":"e_1_3_2_1_70_1","volume-title":"Yunya Liu, Jiangyu Li, Valanoor Nagarajan, and Jan Seidel.","author":"Sharma Pankaj","year":"2017","unstructured":"Pankaj Sharma , Qi Zhang , Daniel Sando , Chi Hou Lei , Yunya Liu, Jiangyu Li, Valanoor Nagarajan, and Jan Seidel. 2017 . Nonvolatile ferroelectric domain wall memory. Science advances 3, 6 (2017), e1700512. Pankaj Sharma, Qi Zhang, Daniel Sando, Chi Hou Lei, Yunya Liu, Jiangyu Li, Valanoor Nagarajan, and Jan Seidel. 2017. Nonvolatile ferroelectric domain wall memory. Science advances 3, 6 (2017), e1700512."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188565"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.24"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.69"},{"key":"e_1_3_2_1_75_1","volume-title":"Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1","author":"Wulf Wm A","year":"1995","unstructured":"Wm A Wulf and Sally A McKee . 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1 ( 1995 ), 20--24. Wm A Wulf and Sally A McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news 23, 1 (1995), 20--24."},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208275"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357555","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357555"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":67,"alternative-id":["10.1145\/3357526.3357555","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357555","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}