{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:15:45Z","timestamp":1771330545699,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WE2442\/14-1"],"award-info":[{"award-number":["WE2442\/14-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fraunhofer-Gesellschaft","award":["High Performance Center Simulation and Software Based Innovation"],"award-info":[{"award-number":["High Performance Center Simulation and Software Based Innovation"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357556","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"133-147","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Fast validation of DRAM protocols with timed petri nets"],"prefix":"10.1145","author":[{"given":"Matthias","family":"Jung","sequence":"first","affiliation":[{"name":"Fraunhofer Institute for Experimental Software Engineering (IESE), Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kira","family":"Kraft","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taha","family":"Soliman","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chirag","family":"Sudarshan","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/800123.803973"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(76)90067-0"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.75415"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","unstructured":"Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Omar Naji Matthias Jung Norbert Wehn and Kees Goossens. Last Access 15.08.2019. DRAMPower: Open-source DRAM power & energy estimation tool. http:\/\/www.drampower.info. (Last Access 15.08.2019).  Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Omar Naji Matthias Jung Norbert Wehn and Kees Goossens. Last Access 15.08.2019. DRAMPower: Open-source DRAM power & energy estimation tool. http:\/\/www.drampower.info. (Last Access 15.08.2019)."},{"key":"e_1_3_2_1_6_1","volume-title":"Kshitij amd Awasthi, and Zeshan Chishti","author":"Chatterjee Niladrish","year":"2012","unstructured":"Niladrish Chatterjee , Rajeev Balasubramonian , Manjunath Shevgoor , Seth Pugsley , Aniruddha Udipi , Ali Shafiee , Manu Sudan , Kshitij amd Awasthi, and Zeshan Chishti . 2012 . USIMM: the Utah SImulated Memory Module, A Simulation Infrastructure for the JWAC Memory Scheduling Championship. Utah and Intel Corp . (February 2012). Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth Pugsley, Aniruddha Udipi, Ali Shafiee, Manu Sudan, Kshitij amd Awasthi, and Zeshan Chishti. 2012. USIMM: the Utah SImulated Memory Module, A Simulation Infrastructure for the JWAC Memory Scheduling Championship. Utah and Intel Corp. (February 2012)."},{"key":"e_1_3_2_1_7_1","volume-title":"Lecture Notes in Computer Science","volume":"2472","author":"Ehrig Hartmut","year":"2003","unstructured":"Hartmut Ehrig , Wolfgang Reisig , Grzegorz Rozenberg , and Herbert Weber ( Eds .). 2003 . Petri Net Technology for Communication-Based Systems - Advances in Petri Nets . Lecture Notes in Computer Science , Vol. 2472 . Springer. Hartmut Ehrig, Wolfgang Reisig, Grzegorz Rozenberg, and Herbert Weber (Eds.). 2003. Petri Net Technology for Communication-Based Systems - Advances in Petri Nets. Lecture Notes in Computer Science, Vol. 2472. Springer."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 2Nd International Conference on Power-aware Computer Systems (PACS'02)","author":"Fan Xiaobo","unstructured":"Xiaobo Fan , Carla S. Ellis , and Alvin R. Lebeck . 2003. Modeling of DRAM Power Control Policies Using Deterministic and Stochastic Petri Nets . In Proceedings of the 2Nd International Conference on Power-aware Computer Systems (PACS'02) . Springer-Verlag, Berlin, Heidelberg, 130--140. http:\/\/dl.acm.org\/citation.cfm?id=1766991.1767003 Xiaobo Fan, Carla S. Ellis, and Alvin R. Lebeck. 2003. Modeling of DRAM Power Control Policies Using Deterministic and Stochastic Petri Nets. In Proceedings of the 2Nd International Conference on Power-aware Computer Systems (PACS'02). Springer-Verlag, Berlin, Heidelberg, 130--140. http:\/\/dl.acm.org\/citation.cfm?id=1766991.1767003"},{"key":"e_1_3_2_1_9_1","volume-title":"Petri nets for systems engineering: a guide to modeling, verification, and applications","author":"Girault Claude","unstructured":"Claude Girault and R\u00fcdiger Valk . 2013. Petri nets for systems engineering: a guide to modeling, verification, and applications . Springer Science & Business Media . Claude Girault and R\u00fcdiger Valk. 2013. Petri nets for systems engineering: a guide to modeling, verification, and applications. Springer Science & Business Media."},{"key":"e_1_3_2_1_10_1","volume-title":"Workshop Hardware Design and Petri Nets HWPN98","author":"Gries Matthias","year":"1998","unstructured":"Matthias Gries . 1998 . Modeling a Memory Subsystem with Petri Nets: a Case Study . In Workshop Hardware Design and Petri Nets HWPN98 . 186--201. Matthias Gries. 1998. Modeling a Memory Subsystem with Petri Nets: a Case Study. In Workshop Hardware Design and Petri Nets HWPN98. 186--201."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"e_1_3_2_1_13_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1357--1362","author":"Hassan M.","unstructured":"M. Hassan and H. Patel . 2016. MCXplore: An automated framework for validating memory controller designs. In 2016 Design , Automation Test in Europe Conference Exhibition (DATE). 1357--1362 . M. Hassan and H. Patel. 2016. MCXplore: An automated framework for validating memory controller designs. In 2016 Design, Automation Test in Europe Conference Exhibition (DATE). 1357--1362."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705123"},{"key":"e_1_3_2_1_15_1","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob Bruce","year":"2010","unstructured":"Bruce Jacob , S. Ng , and D. Wang . 2010 . Memory Systems: Cache, DRAM, Disk . Elsevier Science . Bruce Jacob, S. Ng, and D. Wang. 2010. Memory Systems: Cache, DRAM, Disk. Elsevier Science."},{"key":"e_1_3_2_1_16_1","volume-title":"SOFSEM 2011: Theory and Practice of Computer Science, Ivana \u010cern\u00e1, Tibor Gyim\u00f3thy, Juraj Hromkovi\u010d, Keith Jefferey, Rastislav Kr\u00e1lovi\u0107, Marko Vukoli\u0107","author":"Jacobsen Lasse","unstructured":"Lasse Jacobsen , Morten Jacobsen , Mikael H. M\u00f8ller , and Ji\u0159\u00ed Srba . 2011. Verification of Timed-Arc Petri Nets . In SOFSEM 2011: Theory and Practice of Computer Science, Ivana \u010cern\u00e1, Tibor Gyim\u00f3thy, Juraj Hromkovi\u010d, Keith Jefferey, Rastislav Kr\u00e1lovi\u0107, Marko Vukoli\u0107 , and Stefan Wolf (Eds.). Springer Berlin Heidelberg , Berlin, Heidelberg , 46--72. Lasse Jacobsen, Morten Jacobsen, Mikael H. M\u00f8ller, and Ji\u0159\u00ed Srba. 2011. Verification of Timed-Arc Petri Nets. In SOFSEM 2011: Theory and Practice of Computer Science, Ivana \u010cern\u00e1, Tibor Gyim\u00f3thy, Juraj Hromkovi\u010d, Keith Jefferey, Rastislav Kr\u00e1lovi\u0107, Marko Vukoli\u0107, and Stefan Wolf (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 46--72."},{"key":"e_1_3_2_1_17_1","unstructured":"Min Kyu Jeong Doe Hyun Yoon and Mattan Erez. (Last Access: 15.08.2019). DrSim: A Platform for Flexible DRAM System Research. http:\/\/lph.ece.utexas.edu\/public\/DrSim. ((Last Access: 15.08.2019)).  Min Kyu Jeong Doe Hyun Yoon and Mattan Erez. (Last Access: 15.08.2019). DrSim: A Platform for Flexible DRAM System Research. http:\/\/lph.ece.utexas.edu\/public\/DrSim. ((Last Access: 15.08.2019))."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344631"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905002"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833700"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2432516.2432521"},{"key":"e_1_3_2_1_23_1","volume-title":"1st International Symposium on Memory Systems (MEMSYS","author":"Jung Matthias","year":"2015","unstructured":"Matthias Jung , \u00c9der Zulian , Deepak Mathew , Matthias Herrmann , Christian Brugger , Christian Weis , and Norbert Wehn . 2015 . Omitting Refresh - A Case Study for Commodity and Wide I\/O DRAMs . In 1st International Symposium on Memory Systems (MEMSYS 2015). Washington, DC, USA. Matthias Jung, \u00c9der Zulian, Deepak Mathew, Matthias Herrmann, Christian Brugger, Christian Weis, and Norbert Wehn. 2015. Omitting Refresh - A Case Study for Commodity and Wide I\/O DRAMs. In 1st International Symposium on Memory Systems (MEMSYS 2015). Washington, DC, USA."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2014.15"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2015.7127364"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461341"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3023973.3023978"},{"key":"e_1_3_2_1_29_1","volume-title":"IEEE Standard for Standard SystemC Language Reference Manual","author":"IEEE Computer Society","year":"2011","unstructured":"IEEE Computer Society . 2012. IEEE Standard for Standard SystemC Language Reference Manual . IEEE Std 1666- 2011 (2012). IEEE Computer Society. 2012. IEEE Standard for Standard SystemC Language Reference Manual. IEEE Std 1666-2011 (2012)."},{"key":"e_1_3_2_1_30_1","unstructured":"Jedec Solid State Technology Association. 2012. DDR3 SDRAM (JESD 79-3). (2012).  Jedec Solid State Technology Association. 2012. DDR3 SDRAM (JESD 79-3). (2012)."},{"key":"e_1_3_2_1_31_1","unstructured":"Jedec Solid State Technology Association. 2014. LPDDR4 (JESD 209-4). (2014).  Jedec Solid State Technology Association. 2014. LPDDR4 (JESD 209-4). (2014)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"e_1_3_2_1_33_1","volume-title":"Petri Net Theory and the Modeling of Systems","author":"Peterson James Lyle","unstructured":"James Lyle Peterson . 1981. Petri Net Theory and the Modeling of Systems . Prentice Hall PTR , Upper Saddle River, NJ, USA. James Lyle Peterson. 1981. Petri Net Theory and the Modeling of Systems. Prentice Hall PTR, Upper Saddle River, NJ, USA."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.2003.1244548"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.88"},{"key":"e_1_3_2_1_38_1","volume-title":"Low Latency DRAM Memory Controller for Transprecision Computing. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios N","author":"Sudarshan Chirag","unstructured":"Chirag Sudarshan , Jan Lappas , Christian Weis , Deepak M. Mathew , Matthias Jung , and Norbert Wehn . 2019. A Lean , Low Power , Low Latency DRAM Memory Controller for Transprecision Computing. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios N . Pnevmatikatos, Maxime Pelcat, and Matthias Jung (Eds.). Springer International Publishing , Cham , 429--441. Chirag Sudarshan, Jan Lappas, Christian Weis, Deepak M. Mathew, Matthias Jung, and Norbert Wehn. 2019. A Lean, Low Power, Low Latency DRAM Memory Controller for Transprecision Computing. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Dionisios N. Pnevmatikatos, Maxime Pelcat, and Matthias Jung (Eds.). Springer International Publishing, Cham, 429--441."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2009.06.003"},{"key":"e_1_3_2_1_40_1","volume-title":"Modeling, simulation, and control of flexible manufacturing systems: a Petri net approach","author":"Zhou MengChu","unstructured":"MengChu Zhou and Kurapati Venkatesh . 1999. Modeling, simulation, and control of flexible manufacturing systems: a Petri net approach . Vol. 6 . World Scientific . MengChu Zhou and Kurapati Venkatesh. 1999. Modeling, simulation, and control of flexible manufacturing systems: a Petri net approach. Vol. 6. World Scientific."}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357556","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357556"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":38,"alternative-id":["10.1145\/3357526.3357556","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357556","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}