{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T16:45:27Z","timestamp":1768927527615,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":129,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1611560"],"award-info":[{"award-number":["1611560"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000005","name":"U.S. Department of Defense","doi-asserted-by":"publisher","award":["H98230-16-C-0820"],"award-info":[{"award-number":["H98230-16-C-0820"]}],"id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-AC02-05CH11231"],"award-info":[{"award-number":["DE-AC02-05CH11231"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357559","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"206-221","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["3D photonics as enabling technology for deep 3D DRAM stacking"],"prefix":"10.1145","author":[{"given":"Sebastian","family":"Werner","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"Pouya","family":"Fotouhi","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Xian","family":"Xiao","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Marjan","family":"Fariborz","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"S. J. Ben","family":"Yoo","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"George","family":"Michelogiannakis","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory"}]},{"given":"Dilip","family":"Vasudevan","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Laboratory"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"MonolithIC 3D. February 2013. MonolithIC 3D ICs. http:\/\/www.monolithic3d.com\/-papers-presentations-and-patents.html.  MonolithIC 3D. February 2013. MonolithIC 3D ICs. http:\/\/www.monolithic3d.com\/-papers-presentations-and-patents.html."},{"key":"e_1_3_2_1_2_1","unstructured":"MonolithIC 3D. October 2015. MonolithIC 3D: The most effective path for future IC scaling. http:\/\/www.monolithic3d.com\/uploads\/6\/0\/5\/5\/6055488\/09_3d_integration_2013.pdf.  MonolithIC 3D. October 2015. MonolithIC 3D: The most effective path for future IC scaling. http:\/\/www.monolithic3d.com\/uploads\/6\/0\/5\/5\/6055488\/09_3d_integration_2013.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/STA.2013.6914696"},{"key":"e_1_3_2_1_5_1","first-page":"4","article-title":"Improving system energy efficiency with memory rank sub-setting","volume":"9","author":"Ahn Jung Ho","year":"2012","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT-HDP.2012.6474690"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CC.2017.7942191"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6476868"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2335426"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"David H Bailey. 2011. NAS parallel benchmarks. Encyclopedia of Parallel Computing (2011) 1254--1259.  David H Bailey. 2011. NAS parallel benchmarks. Encyclopedia of Parallel Computing (2011) 1254--1259.","DOI":"10.1007\/978-0-387-09766-4_133"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2017.240"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542360"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815978"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573428"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCChina.2014.7008253"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2189212"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203860"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2017.8277543"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_27_1","unstructured":"Jeongdong Choe. June 2017. Samsung 18nm DRAM cell integration: QPT and higher uniformed capacitor high-k dielectrics. https:\/\/techinsights.com\/about-techinsights\/overview\/blog\/samsung-18-nm-dram-cell-integration-qpt-and-higher-uniformed-capacitor-high-k-dielectrics\/.  Jeongdong Choe. June 2017. Samsung 18nm DRAM cell integration: QPT and higher uniformed capacitor high-k dielectrics. https:\/\/techinsights.com\/about-techinsights\/overview\/blog\/samsung-18-nm-dram-cell-integration-qpt-and-higher-uniformed-capacitor-high-k-dielectrics\/."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.32"},{"key":"e_1_3_2_1_29_1","first-page":"1","article-title":"Reliability challenges related to TSV integration and 3D stacking","volume":"1","author":"Croes Kristof","year":"2016","journal-title":"IEEE Design & Test of Computers"},{"key":"e_1_3_2_1_30_1","unstructured":"Alexandre Ayres de Sousa. 2017. 3D Monolithic Integration: performance Power and Area Evaluation for 14nm and beyond. Ph.D. Dissertation. Universit\u00e9 Grenoble Alpes.  Alexandre Ayres de Sousa. 2017. 3D Monolithic Integration: performance Power and Area Evaluation for 14nm and beyond . Ph.D. Dissertation. Universit\u00e9 Grenoble Alpes."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2012.6322214"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.377"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Jaber Derakhshandeh Lin Hou Inge De Preter Carine Gerets Samuel Suhard Vikas Dubey Geraldine Jamieson Fumihiro Inoue Tomas Webers Pieter Bex et al. 2016. Die to wafer 3D stacking for below 10um pitch microbumps. In 2016 IEEE International 3D Systems Integration Conference (3DIC). IEEE 1--4.  Jaber Derakhshandeh Lin Hou Inge De Preter Carine Gerets Samuel Suhard Vikas Dubey Geraldine Jamieson Fumihiro Inoue Tomas Webers Pieter Bex et al. 2016. Die to wafer 3D stacking for below 10um pitch microbumps. In 2016 IEEE International 3D Systems Integration Conference (3DIC) . IEEE 1--4.","DOI":"10.1109\/3DIC.2016.7969993"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Po Dong Ting-Chen Hu Tsung-Yang Liow Young-Kai Chen Chongjin Xie Xianshu Luo Guo-Qiang Lo Rose Kopf and Alaric Tate. 2014. Novel integration technique for silicon\/III-V hybrid laser. Optics express 22 22 (2014) 26854--26861.  Po Dong Ting-Chen Hu Tsung-Yang Liow Young-Kai Chen Chongjin Xie Xianshu Luo Guo-Qiang Lo Rose Kopf and Alaric Tate. 2014. Novel integration technique for silicon\/III-V hybrid laser. Optics express 22 22 (2014) 26854--26861.","DOI":"10.1364\/OE.22.026854"},{"key":"e_1_3_2_1_35_1","unstructured":"Pete Ehrett Vidushi Goyal Opeoluwa Matthews Reetuparna Das Todd Austin and Valeria Bertacco. 2017. Analysis of Microbump Overheads for 2.5 D Disintegrated Design. UMich. Ann Arbor Tech. Rep. CSE-TR-002-17 (2017).  Pete Ehrett Vidushi Goyal Opeoluwa Matthews Reetuparna Das Todd Austin and Valeria Bertacco. 2017. Analysis of Microbump Overheads for 2.5 D Disintegrated Design. UMich. Ann Arbor Tech. Rep. CSE-TR-002-17 (2017)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905230"},{"key":"e_1_3_2_1_38_1","unstructured":"Innolume GmbH. 2013. Fiber coupled comb laser diode @ 1310nm. https:\/\/www.innolume.com\/_pdfs\/Comb\/LD-1310-COMB-8.pdf.  Innolume GmbH. 2013. Fiber coupled comb laser diode @ 1310nm. https:\/\/www.innolume.com\/_pdfs\/Comb\/LD-1310-COMB-8.pdf."},{"key":"e_1_3_2_1_39_1","volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 289--300","author":"Grani Paolo","year":"2017"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOPO.2009.5230071"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724620"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008765"},{"key":"e_1_3_2_1_43_1","first-page":"054","article-title":"Through silicon via keep out zone formation method and system","volume":"9","author":"Teng Hung-An","year":"2015","journal-title":"US Patent"},{"key":"e_1_3_2_1_44_1","volume-title":"11th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT). IEEE, 273--276","author":"Hsu Tzu-Chien","year":"2016"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.42"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251660"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405672"},{"key":"e_1_3_2_1_48_1","unstructured":"ITRS. [n.d.]. International Technology Roadmap for Semiconductors 2.0. http:\/\/www.itrs2.net.  ITRS. [n.d.]. International Technology Roadmap for Semiconductors 2.0. http:\/\/www.itrs2.net."},{"key":"e_1_3_2_1_49_1","unstructured":"JEDEC. 2015. High bandwidth memory (HBM) DRAM. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a. [Online; accessed 03-14-2018].  JEDEC. 2015. High bandwidth memory (HBM) DRAM. https:\/\/www.jedec.org\/standards-documents\/docs\/jesd235a. [Online; accessed 03-14-2018]."},{"key":"e_1_3_2_1_50_1","unstructured":"JEDEC. 2018. JEDEC Updates Groundbreaking High Bandwidth Memory (HBM) Standard. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-updates-groundbreaking-high-bandwidth-memory-hbm-standard-0.  JEDEC. 2018. JEDEC Updates Groundbreaking High Bandwidth Memory (HBM) Standard. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-updates-groundbreaking-high-bandwidth-memory-hbm-standard-0."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2237"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_54_1","unstructured":"Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu and Onur Mutlu. 2018. Exploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism. arXiv preprint arXiv:1805.01966 (2018).  Yoongu Kim Vivek Seshadri Donghyuk Lee Jamie Liu and Onur Mutlu. 2018. Exploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism. arXiv preprint arXiv:1805.01966 (2018)."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2017.8277519"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2020712"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490828"},{"key":"e_1_3_2_1_59_1","first-page":"63","article-title":"Simultaneous multi-layer access: Improving 3D-stacked memory bandwidth at low cost","volume":"12","author":"Lee Donghyuk","year":"2016","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3084464"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_62_1","volume-title":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626","author":"Lee Donghyuk","year":"2013"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138783"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418035"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2470524"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.246"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2516520"},{"key":"e_1_3_2_1_71_1","volume-title":"ACM SIGARCH computer architecture news","author":"Loh Gabriel H"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.45"},{"key":"e_1_3_2_1_74_1","unstructured":"Samantha Donovan Luke England. June 19 2018. RAdvanced Si Packaging Update.  Samantha Donovan Luke England. June 19 2018. RAdvanced Si Packaging Update."},{"key":"e_1_3_2_1_75_1","volume-title":"SOIPIX2017","author":"Makoto Motoyoshi Tohoku-Microtec","year":"2017"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_77_1","unstructured":"High-Bandwidth Memory. 2015. Reinventing Memory Technology.  High-Bandwidth Memory. 2015. Reinventing Memory Technology."},{"key":"e_1_3_2_1_78_1","unstructured":"Rick Merritt. 2017. Monolithic 3D Shows Promise Challenges. https:\/\/www.eetimes.com\/document.asp?doc_id=1332490#. [Online; accessed 03-01-2019].  Rick Merritt. 2017. Monolithic 3D Shows Promise Challenges. https:\/\/www.eetimes.com\/document.asp?doc_id=1332490#. [Online; accessed 03-01-2019]."},{"key":"e_1_3_2_1_79_1","unstructured":"Micron. 2017. Hybrid Memory Cube. https:\/\/www.micron.com\/products\/hybrid-memory-cube. [Online; accessed 03-01-2019].  Micron. 2017. Hybrid Memory Cube. https:\/\/www.micron.com\/products\/hybrid-memory-cube. [Online; accessed 03-01-2019]."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.5104\/jiepeng.9.E16-011-1"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2461155"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.112"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357798"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858625"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193836"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378672"},{"key":"e_1_3_2_1_87_1","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories (2009) 22--31.  Naveen Muralimanohar Rajeev Balasubramonian and Norman P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories (2009) 22--31."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1996.10008"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.2295759"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCDG.2013.6656328"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"crossref","unstructured":"Shreepad Panth Sandeep Samal Yun Seop Yu and Sung Kyu Lim. 2014. Design challenges and solutions for ultra-high-density monolithic 3D ICs. In 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). IEEE 1--2.  Shreepad Panth Sandeep Samal Yun Seop Yu and Sung Kyu Lim. 2014. Design challenges and solutions for ultra-high-density monolithic 3D ICs. In 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) . IEEE 1--2.","DOI":"10.1109\/S3S.2014.7028195"},{"key":"e_1_3_2_1_93_1","unstructured":"Ioannis A Papistas. 2018. Design Methodologies for Heterogeneous 3-D Integrated Systems. Ph.D. Dissertation. The University of Manchester (United Kingdom).  Ioannis A Papistas. 2018. Design Methodologies for Heterogeneous 3-D Integrated Systems . Ph.D. Dissertation. The University of Manchester (United Kingdom)."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300059"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898790"},{"key":"e_1_3_2_1_96_1","unstructured":"Vasilis F Pavlidis Ioannis Savidis and Eby G Friedman. 2017. Three-dimensional integrated circuit design. Newnes.  Vasilis F Pavlidis Ioannis Savidis and Eby G Friedman. 2017. Three-dimensional integrated circuit design . Newnes."},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2015.7159690"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.29"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834862"},{"key":"e_1_3_2_1_100_1","unstructured":"Sandeep Kumar Samal Deepak Nayak Motoi Ichihashi Srinivasa Banna and Sung Kyu Lim. 2016. Monolithic 3D IC vs. TSV-based 3D IC in 14nm FinFET technology. In 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). IEEE 1--2.  Sandeep Kumar Samal Deepak Nayak Motoi Ichihashi Srinivasa Banna and Sung Kyu Lim. 2016. Monolithic 3D IC vs. TSV-based 3D IC in 14nm FinFET technology. In 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) . IEEE 1--2."},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/Transducers.2013.6626728"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853230"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00052"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.94"},{"key":"e_1_3_2_1_105_1","unstructured":"Anton Shilov. 2018. AMD Previews Epyc 'Rome' Processor: Up to 64 Zen 2 Cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-cores. [Online; accessed 11-14-2018].  Anton Shilov. 2018. AMD Previews Epyc 'Rome' Processor: Up to 64 Zen 2 Cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-cores. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2013.OTu2C.4"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.1864012"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974654"},{"key":"e_1_3_2_1_111_1","unstructured":"Martin Brox Wolfgang Spirkl Thomas Hein Dave Ovard Roy Greeff Dan Lin Michael Richter Peter Mayer Walt Moden Maksim Kuzmenka Mani Balakrishnan Milena Ivanov Manfred Plan Marcos Alvarez Gonzalez Bryce Gardiner Dong Soon Lim Tim Hollis Salman Jiva and J\u00c3\u0171rg Weller. 2018. 16Gb\/s and Beyond with Single-Ended I\/O in High-Performance Graphics Memorys. In DesignCon. Micron.  Martin Brox Wolfgang Spirkl Thomas Hein Dave Ovard Roy Greeff Dan Lin Michael Richter Peter Mayer Walt Moden Maksim Kuzmenka Mani Balakrishnan Milena Ivanov Manfred Plan Marcos Alvarez Gonzalez Bryce Gardiner Dong Soon Lim Tim Hollis Salman Jiva and J\u00c3\u0171rg Weller. 2018. 16Gb\/s and Beyond with Single-Ended I\/O in High-Performance Graphics Memorys. In DesignCon. Micron."},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.155"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223700"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2330838"},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062286"},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240318"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.141"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00644ED1V01Y201505CAC031"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768330"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203863"},{"key":"e_1_3_2_1_122_1","volume-title":"2011 Symposium on VLSI Technology-Digest of Technical Papers. IEEE, 138--139","author":"Yu CL","year":"2011"},{"key":"e_1_3_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582858"},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1145\/3053277.3053279"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2005.1564646"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591529"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6249058"},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/JSTQE.2018.2827784","article-title":"High-density wafer-scale 3-D silicon-photonic integrated circuits","volume":"24","author":"Zhang Yu","year":"2018","journal-title":"IEEE Journal of Selected Topics in Quantum Electronics"},{"key":"e_1_3_2_1_129_1","doi-asserted-by":"crossref","unstructured":"Curtis Zwenger Ron Huemoeller JinHan Kim DongJean Kim WonChul Do and SeongMin Seo. 2015. Silicon wafer integrated fan-out technology. Additional Papers and Presentations 2015 DPC (2015) 000217--000247.  Curtis Zwenger Ron Huemoeller JinHan Kim DongJean Kim WonChul Do and SeongMin Seo. 2015. Silicon wafer integrated fan-out technology. Additional Papers and Presentations 2015 DPC (2015) 000217--000247.","DOI":"10.4071\/2015DPC-ta22"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357559","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357559","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357559"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":129,"alternative-id":["10.1145\/3357526.3357559","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357559","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}