{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:11:25Z","timestamp":1771330285283,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000005","name":"U.S. Department of Defense","doi-asserted-by":"publisher","award":["FA8075-14-D-0002-0007, TAT 15-1158"],"award-info":[{"award-number":["FA8075-14-D-0002-0007, TAT 15-1158"]}],"id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357561","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"342-350","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Design for ReRAM-based main-memory architectures"],"prefix":"10.1145","author":[{"given":"Meenatchi","family":"Jagasivamani","sequence":"first","affiliation":[{"name":"University of Maryland"}]},{"given":"Candace","family":"Walden","sequence":"additional","affiliation":[{"name":"University of Maryland"}]},{"given":"Devesh","family":"Singh","sequence":"additional","affiliation":[{"name":"University of Maryland"}]},{"given":"Luyi","family":"Kang","sequence":"additional","affiliation":[{"name":"University of Maryland"}]},{"given":"Shang","family":"Li","sequence":"additional","affiliation":[{"name":"University of Maryland"}]},{"given":"Mehdi","family":"Asnaashari","sequence":"additional","affiliation":[{"name":"Crossbar, Inc."}]},{"given":"Sylvain","family":"Dubois","sequence":"additional","affiliation":[{"name":"Crossbar, Inc."}]},{"given":"Donald","family":"Yeung","sequence":"additional","affiliation":[{"name":"University of Maryland"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240426"},{"key":"e_1_3_2_1_2_1","unstructured":"ReRAM Memory | Crossbar. (n.d.). Retrieved from https:\/\/crossbar-inc.com\/en\/  ReRAM Memory | Crossbar. (n.d.). Retrieved from https:\/\/crossbar-inc.com\/en\/"},{"key":"e_1_3_2_1_3_1","first-page":"432","volume-title":"Lausanne","author":"Chen Y.","year":"2016","unstructured":"Y. Chen , C. Petti , \"ReRAM technology evolution for storage class memory application,\" 2016 46th European Solid-State Device Research Conference (ESSDERC) , Lausanne , 2016 , pp. 432 -- 435 . Y. Chen, C. Petti, \"ReRAM technology evolution for storage class memory application,\" 2016 46th European Solid-State Device Research Conference (ESSDERC), Lausanne, 2016, pp. 432--435."},{"key":"e_1_3_2_1_4_1","first-page":"6.7.1","volume-title":"3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector,\" 2014 IEEE International Electron Devices Meeting","author":"Jo Sung Hyun","year":"2014","unstructured":"Sung Hyun Jo , T. Kumar , S. Narayanan , W. D. Lu and H. Nazarian , \" 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector,\" 2014 IEEE International Electron Devices Meeting , San Francisco, CA , 2014 , pp. 6.7.1 -- 6.7.4 . Sung Hyun Jo, T. Kumar, S. Narayanan, W. D. Lu and H. Nazarian, \"3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 6.7.1--6.7.4."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_2_1_7_1","first-page":"289","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy John L.","year":"2007","unstructured":"John L. Hennessy , David A. Patterson , Computer Architecture: A Quantitative Approach , Elsevier , pp. 289 , 2007 . John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach, Elsevier, pp. 289, 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487703"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"e_1_3_2_1_10_1","unstructured":"S. I. Association \"International technology roadmap for semiconductors \" in ITRS Report 2017.  S. I. Association \"International technology roadmap for semiconductors \" in ITRS Report 2017."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/927696"},{"key":"e_1_3_2_1_12_1","volume-title":"the structural simulationtoolkit\",Proceedings of the 2006 ACM\/IEEE conference onSupercomputing - SC 06","author":"Rodrigues A. F.","year":"2006","unstructured":"A. F. Rodrigues , R. C. Murphy , P. Kogge , and K. D. Underwood , \" Poster reception : the structural simulationtoolkit\",Proceedings of the 2006 ACM\/IEEE conference onSupercomputing - SC 06 , 2006 . A. F. Rodrigues, R. C. Murphy, P. Kogge, and K. D.Underwood, \"Poster reception: the structural simulationtoolkit\",Proceedings of the 2006 ACM\/IEEE conference onSupercomputing - SC 06, 2006."},{"key":"e_1_3_2_1_13_1","first-page":"15","article-title":"Knights landingoverview","author":"Jeffers J.","year":"2016","unstructured":"J. Jeffers , J. Reinders , and A. Sodani , \" Knights landingoverview \", Intel Xeon Phi Processor High Performance Programming , pp. 15 -- 24 , 2016 . J. Jeffers, J. Reinders, and A. Sodani, \"Knights landingoverview\", Intel Xeon Phi Processor High Performance Programming, pp. 15--24, 2016.","journal-title":"Intel Xeon Phi Processor High Performance Programming"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2015.7056056"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition (DATE).","unstructured":"Zhang, H., Xiao, N., Liu, F., Chen, Z., \"Leader : Accelerating ReRAM-based Main Memory by Leveraging Access Latency Discrepancy in Crossbar Arrays \", Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition (DATE). Zhang, H., Xiao, N., Liu, F., Chen, Z., \"Leader: Accelerating ReRAM-based Main Memory by Leveraging Access Latency Discrepancy in Crossbar Arrays\", Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition (DATE)."}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357561","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357561","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357561"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":15,"alternative-id":["10.1145\/3357526.3357561","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357561","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}