{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T23:11:58Z","timestamp":1767827518078,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":74,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1611560"],"award-info":[{"award-number":["1611560"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000005","name":"U.S. Department of Defense","doi-asserted-by":"publisher","award":["H98230-16-C-0820"],"award-info":[{"award-number":["H98230-16-C-0820"]}],"id":[{"id":"10.13039\/100000005","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357564","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"222-334","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Enabling scalable chiplet-based uniform memory architectures with silicon photonics"],"prefix":"10.1145","author":[{"given":"Pouya","family":"Fotouhi","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"Sebastian","family":"Werner","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Jason","family":"Lowe-Power","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"S. J. Ben","family":"Yoo","sequence":"additional","affiliation":[{"name":"University of California"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080231"},{"key":"e_1_3_2_1_2_1","volume-title":"Encyclopedia of Parallel Computing","author":"Bailey David H"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Noah Beck et al. 2018. 'Zeppelin': An SoC for multichip architectures. In ISSCC. IEEE.  Noah Beck et al. 2018. 'Zeppelin': An SoC for multichip architectures. In ISSCC . IEEE.","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"e_1_3_2_1_4_1","unstructured":"St\u00e9phane Bellenger et al. 2014. Silicon interposers with integrated passive devices: Ultra-miniaturized solution using 2.5 D packaging platform. Caen France IPDiA White Paper Silicon Interposers_260214 (2014).  St\u00e9phane Bellenger et al. 2014. Silicon interposers with integrated passive devices: Ultra-miniaturized solution using 2.5 D packaging platform. Caen France IPDiA White Paper Silicon Interposers_260214 (2014)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Keren Bergman et al. 2014. Photonic network-on-chip design. Springer.  Keren Bergman et al. 2014. Photonic network-on-chip design . Springer.","DOI":"10.1007\/978-1-4419-9335-9"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","volume-title":"Rodinia: A benchmark suite for heterogeneous computing. In IISWC. Ieee, 44--54.","author":"Shuai Che","year":"2009"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063096"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2013.2295879"},{"key":"e_1_3_2_1_11_1","unstructured":"Ian Cutress. [n. d.]. Intel launches Stratix-10-tx leveraging EMIB with 58G transceivers. https:\/\/www.anandtech.com\/show\/12477\/intel-launches-stratix-10-tx-leveraging-emib-with-58g-transceivers-. [Online; accessed 11-14-2018].  Ian Cutress. [n. d.]. Intel launches Stratix-10-tx leveraging EMIB with 58G transceivers. https:\/\/www.anandtech.com\/show\/12477\/intel-launches-stratix-10-tx-leveraging-emib-with-58g-transceivers-. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_12_1","unstructured":"Ian Cutress. [n. d.]. Naples Rome Milan Zen 4: An Interview with AMD CTO Mark Papermaster. https:\/\/www.anandtech.com\/show\/13578\/naples-rome-milan-zen-4-an-interview-with-amd-cto-mark-papermaster. [Online; accessed 11-29-2018].  Ian Cutress. [n. d.]. Naples Rome Milan Zen 4: An Interview with AMD CTO Mark Papermaster. https:\/\/www.anandtech.com\/show\/13578\/naples-rome-milan-zen-4-an-interview-with-amd-cto-mark-papermaster. [Online; accessed 11-29-2018]."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Roger Dangel et al. 2015. Polymer waveguides for electro-optical integration in data centers and high-performance computers. Optics express 23 4 (2015) 4736--4750.  Roger Dangel et al. 2015. Polymer waveguides for electro-optical integration in data centers and high-performance computers. Optics express 23 4 (2015) 4736--4750.","DOI":"10.1364\/OE.23.004736"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2018.2812603"},{"key":"e_1_3_2_1_15_1","unstructured":"Sujal Das. 2018. It's Time for Disaggregated Silicon! https:\/\/www.netronome.com\/blog\/its-time-disaggregated-silicon\/. [Online; accessed 11-14-2018].  Sujal Das. 2018. It's Time for Disaggregated Silicon! https:\/\/www.netronome.com\/blog\/its-time-disaggregated-silicon\/. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_16_1","unstructured":"Alexandre Ayres de Sousa. 2017. 3D Monolithic Integration: performance Power and Area Evaluation for 14nm and beyond. Ph.D. Dissertation. Universit\u00e9 Grenoble Alpes.  Alexandre Ayres de Sousa. 2017. 3D Monolithic Integration: performance Power and Area Evaluation for 14nm and beyond . Ph.D. Dissertation. Universit\u00e9 Grenoble Alpes."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596773"},{"key":"e_1_3_2_1_18_1","volume-title":"Galaxy: A high-performance energy-efficient multi-chip architecture using photonic interconnects. In ICS. ACM.","author":"Yigit Demir","year":"2014"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627620"},{"key":"e_1_3_2_1_20_1","first-page":"54","article-title":"Energy-Proportional Photonic Interconnects","volume":"13","author":"Demir Yigit","year":"2016","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446075"},{"key":"e_1_3_2_1_22_1","unstructured":"M. Doggett. [n. d.]. Xenos: XBOX360 GPU (2005). http:\/\/fileadmin.cs.lth.se\/cs\/Personal\/Michael_Doggett\/talks\/eg05-xenos-doggett.pdf. [Online; accessed 11-14-2018].  M. Doggett. [n. d.]. Xenos: XBOX360 GPU (2005). http:\/\/fileadmin.cs.lth.se\/cs\/Personal\/Michael_Doggett\/talks\/eg05-xenos-doggett.pdf. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_23_1","volume-title":"Large Pages May Be Harmful on NUMA Systems. In 2014 USENIX Annual Technical Conference (USENIX ATC 14)","author":"Gaud Fabien","year":"2014"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858378"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Paolo Grani et al. 2017. Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5 D Integrated High Performance Computing Systems. In HPCA. IEEE.  Paolo Grani et al. 2017. Design and Evaluation of AWGR-Based Photonic NoC Architectures for 2.5 D Integrated High Performance Computing Systems. In HPCA . IEEE.","DOI":"10.1109\/HPCA.2017.17"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2017.M3K.4"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"David Greenhill et al. 2017. A 14nm 1GHz FPGA with 2.5 D transceiver integration. In ISSCC. IEEE 54--55.  David Greenhill et al. 2017. A 14nm 1GHz FPGA with 2.5 D transceiver integration. In ISSCC . IEEE 54--55.","DOI":"10.1109\/ISSCC.2017.7870257"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Parisa Khadem Hamedani Natalie Enright Jerger and Shaahin Hessabi. 2014. Qut: A low-power optical network-on-chip. In NoCS. IEEE 80--87.  Parisa Khadem Hamedani Natalie Enright Jerger and Shaahin Hessabi. 2014. Qut: A low-power optical network-on-chip. In NoCS . IEEE 80--87.","DOI":"10.1109\/NOCS.2014.7008765"},{"key":"e_1_3_2_1_29_1","unstructured":"ibm. 2011. IBM zEnterprise 196 Technical Guide. (2011). https:\/\/www.redbooks.ibm.com\/redbooks\/pdfs\/sg247833.pdf. [Online; accessed 11-14-2018].  ibm. 2011. IBM zEnterprise 196 Technical Guide. (2011). https:\/\/www.redbooks.ibm.com\/redbooks\/pdfs\/sg247833.pdf. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_30_1","unstructured":"Intel. [n. d.]. Embedded Multi-Die Interconnect Bridge (EMIB). https:\/\/www.intel.com\/content\/www\/us\/en\/foundry\/emib-an-interview-with-babak-sabi.html. [Online; accessed 11-14-2018].  Intel. [n. d.]. Embedded Multi-Die Interconnect Bridge (EMIB). https:\/\/www.intel.com\/content\/www\/us\/en\/foundry\/emib-an-interview-with-babak-sabi.html. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2018.8421445"},{"key":"e_1_3_2_1_32_1","unstructured":"Jeppix. [n. d.]. Cost Roadmap. http:\/\/www.jeppix.eu\/new-page\/. [Online; accessed 12-01-2018].  Jeppix. [n. d.]. Cost Roadmap. http:\/\/www.jeppix.eu\/new-page\/. [Online; accessed 12-01-2018]."},{"key":"e_1_3_2_1_33_1","unstructured":"Natalie Enright Jerger etal 2014. Noc architectures for silicon interposer systems: Why pay for more wires when you can get them (from your interposer) for free?. In MICRO. IEEE Computer Society 458--470.  Natalie Enright Jerger et al. 2014. Noc architectures for silicon interposer systems: Why pay for more wires when you can get them (from your interposer) for free?. In MICRO . IEEE Computer Society 458--470."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Ajaykumar Kannan Natalie Enright Jerger and Gabriel H Loh. 2015. Enabling interposer-based disintegration of multi-core processors. In MICRO. IEEE 546--558.  Ajaykumar Kannan Natalie Enright Jerger and Gabriel H Loh. 2015. Enabling interposer-based disintegration of multi-core processors. In MICRO . IEEE 546--558.","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.53"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815977"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Kunal Korgaonkar et al. 2018. Density tradeoffs of non-volatile memory as a replacement for SRAM based last level cache. In ISCA. IEEE.  Kunal Korgaonkar et al. 2018. Density tradeoffs of non-volatile memory as a replacement for SRAM based last level cache. In ISCA . IEEE.","DOI":"10.1109\/ISCA.2018.00035"},{"key":"e_1_3_2_1_38_1","volume-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Li Cheng","year":"2013"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2470524"},{"key":"e_1_3_2_1_40_1","unstructured":"Gabriel H Loh etal 2015. Interconnect-memory challenges for multi-chip silicon interposer systems. In MEMSYS. ACM 3--10.  Gabriel H Loh et al. 2015. Interconnect-memory challenges for multi-chip silicon interposer systems. In MEMSYS . ACM 3--10."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Joe Macri. 2015. AMD's next generation GPU and high bandwidth memory architecture: FURY. In HCS. IEEE 1--26.  Joe Macri. 2015. AMD's next generation GPU and high bandwidth memory architecture: FURY. In HCS . IEEE 1--26.","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2748620"},{"key":"e_1_3_2_1_44_1","unstructured":"Nintendo. [n. d.]. Wii U announcement. http:\/\/iwataasks.nintendo.com\/interviews\/#\/wiiu\/console\/0\/0. [Online; accessed 11-19-2018].  Nintendo. [n. d.]. Wii U announcement. http:\/\/iwataasks.nintendo.com\/interviews\/#\/wiiu\/console\/0\/0. [Online; accessed 11-19-2018]."},{"key":"e_1_3_2_1_45_1","unstructured":"NVIDIA. 2017. NVIDIA Tesla V100 GPU Architecture. http:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf. [Online; accessed 03-14-2018].  NVIDIA. 2017. NVIDIA Tesla V100 GPU Architecture. http:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf. [Online; accessed 03-14-2018]."},{"key":"e_1_3_2_1_46_1","article-title":"The future of packaging with silicon photonics","volume":"21","author":"Patterson Deborah","year":"2017","journal-title":"Chip Scale Review"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Stephen Phillips. 2014. M7: Next Generation SPARC. IEEE Hot Chips (2014).  Stephen Phillips. 2014. M7: Next Generation SPARC. IEEE Hot Chips (2014).","DOI":"10.1109\/HOTCHIPS.2014.7478832"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2286320"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398331"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"e_1_3_2_1_51_1","volume-title":"Silicon Photonics X","volume":"9367","author":"Ram Rajeev J","year":"2015"},{"key":"e_1_3_2_1_52_1","volume-title":"Proc. IEEE 64th ECTC.","author":"Ramalingam Suresh","year":"2014"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936172"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOT.2017.2751003"},{"key":"e_1_3_2_1_55_1","unstructured":"Anton Shilov. 2018. AMD Previews Epyc 'Rome' Processor: Up to 64 Zen 2 Cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-cores. [Online; accessed 11-14-2018].  Anton Shilov. 2018. AMD Previews Epyc 'Rome' Processor: Up to 64 Zen 2 Cores. https:\/\/www.anandtech.com\/show\/13561\/amd-previews-epyc-rome-processor-up-to-64-zen-2-cores. [Online; accessed 11-14-2018]."},{"key":"e_1_3_2_1_56_1","volume-title":"HC29","author":"Shumarayev Sergey"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Phillip Stanley-Marbell etal 2011. Pinned to the walls -- Impact of packaging and application properties on the memory and power walls. In ISLPED. IEEE 51--56.  Phillip Stanley-Marbell et al. 2011. Pinned to the walls -- Impact of packaging and application properties on the memory and power walls. In ISLPED . IEEE 51--56.","DOI":"10.1109\/ISLPED.2011.5993603"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Dylan Stow et al. 2017. Cost-effective design of scalable high-performance systems using active and passive interposers. In ICCAD. IEEE Press 728--735.  Dylan Stow et al. 2017. Cost-effective design of scalable high-performance systems using active and passive interposers. In ICCAD . IEEE Press 728--735.","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"crossref","unstructured":"Tiehui Su et al. 2018. Interferometric imaging using Si 3 N 4 photonic integrated circuits for a SPIDER imager. Optics express 26 10 (2018) 12801--12812.  Tiehui Su et al. 2018. Interferometric imaging using Si 3 N 4 photonic integrated circuits for a SPIDER imager. Optics express 26 10 (2018) 12801--12812.","DOI":"10.1364\/OE.26.012801"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Chen Sun et al. 2012. DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In NoCs. IEEE 201--210.  Chen Sun et al. 2012. DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In NoCs . IEEE 201--210.","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231348"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1088\/2040-8978\/18\/7\/073003"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2674686"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"crossref","unstructured":"Jian Wang and Yun Long. 2018. On-chip silicon photonic signaling and processing: a review. Science Bulletin (2018).  Jian Wang and Yun Long. 2018. On-chip silicon photonic signaling and processing: a review. Science Bulletin (2018).","DOI":"10.1016\/j.scib.2018.05.038"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","unstructured":"Sebastian Werner et al. 2018. AWGR-based Optical Processor-to-Memory Communication for Low-latency Low-energy Vault Accesses. In MEMSYS. ACM.  Sebastian Werner et al. 2018. AWGR-based Optical Processor-to-Memory Communication for Low-latency Low-energy Vault Accesses. In MEMSYS . ACM.","DOI":"10.1145\/3240302.3240318"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"Sebastian Werner et al. 2018. Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5 D Integrated Systems: A Case for AWGRs. In NOCS. IEEE.  Sebastian Werner et al. 2018. Towards Energy-Efficient High-Throughput Photonic NoCs for 2.5 D Integrated Systems: A Case for AWGRs. In NOCS . IEEE.","DOI":"10.1109\/NOCS.2018.8512157"},{"key":"e_1_3_2_1_68_1","volume-title":"Amon: An advanced mesh-like optical noc","author":"Werner Sebastian","year":"2015"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"e_1_3_2_1_70_1","unstructured":"Wikichip.org. [n. d.]. EPYC 7601 - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/epyc\/7601. [Online; accessed 04-01-2019].  Wikichip.org. [n. d.]. EPYC 7601 - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/epyc\/7601. [Online; accessed 04-01-2019]."},{"key":"e_1_3_2_1_71_1","unstructured":"Wikichip.org. [n. d.]. Zen - Microarchitectures - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen#Die-die_memory_latencies. [Online; accessed 11-19-2018].  Wikichip.org. [n. d.]. Zen - Microarchitectures - AMD. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen#Die-die_memory_latencies. [Online; accessed 11-19-2018]."},{"key":"e_1_3_2_1_72_1","unstructured":"Jieming Yin et al. 2018. Modular Routing Design for Chiplet-based Systems. In ISCA. IEEE 726--738.  Jieming Yin et al. 2018. Modular Routing Design for Chiplet-based Systems. In ISCA . IEEE 726--738."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582858"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3053277.3053279"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357564","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357564","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357564"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":74,"alternative-id":["10.1145\/3357526.3357564","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357564","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}