{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:20:22Z","timestamp":1778923222498,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ASCENT"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357566","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"471-479","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Inference engine benchmarking across technological platforms from CMOS to RRAM"],"prefix":"10.1145","author":[{"given":"Xiaochen","family":"Peng","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minkyu","family":"Kim","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shihui","family":"Yin","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Titash","family":"Rakshit","sequence":"additional","affiliation":[{"name":"Samsung Semiconductor Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan M.","family":"Hatcher","sequence":"additional","affiliation":[{"name":"Samsung Semiconductor Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge A.","family":"Kittl","sequence":"additional","affiliation":[{"name":"Samsung Semiconductor Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.1981.10025"},{"key":"e_1_3_2_1_2_1","first-page":"262","volume-title":"14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" 2016 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chen Y.","year":"2016","unstructured":"Y. Chen , T. Krishna , J. Emer and V. Sze , \" 14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" 2016 IEEE International Solid-State Circuits Conference (ISSCC) , San Francisco, CA , 2016 , pp. 262 -- 263 . Y. Chen, T. Krishna, J. Emer and V. Sze, \"14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,\" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 262--263."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"B. Moons R. Uytterhoeven W. Dehaene and M. Verhelst \"14.5 Envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable Convolutional Neural Network processor in 28nm FDSOI \" 2017 IEEE International Solid-State Circuits Conference (ISSCC) San Francisco CA 2017 pp. 246--247.  B. Moons R. Uytterhoeven W. Dehaene and M. Verhelst \"14.5 Envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable Convolutional Neural Network processor in 28nm FDSOI \" 2017 IEEE International Solid-State Circuits Conference (ISSCC) San Francisco CA 2017 pp. 246--247.","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"K. Bong S. Choi C. Kim S. Kang Y. Kim and H. Yoo \"14.6 A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector \" 2017 IEEE International Solid-State Circuits Conference (ISSCC) San Francisco CA 2017 pp. 248--249.  K. Bong S. Choi C. Kim S. Kang Y. Kim and H. Yoo \"14.6 A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector \" 2017 IEEE International Solid-State Circuits Conference (ISSCC) San Francisco CA 2017 pp. 248--249.","DOI":"10.1109\/ISSCC.2017.7870354"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"In-datacenter performance analysis of a tensor processing unit","author":"Jouppi N. P.","year":"2017","unstructured":"N. P. Jouppi , , \" In-datacenter performance analysis of a tensor processing unit ,\" ACM\/IEEE International Symposium on Computer Architecture (ISCA) , 2017 , pp. 1 -- 12 . N. P. Jouppi, et al., \"In-datacenter performance analysis of a tensor processing unit,\" ACM\/IEEE International Symposium on Computer Architecture (ISCA), 2017, pp. 1--12.","journal-title":"ACM\/IEEE International Symposium on Computer Architecture (ISCA)"},{"key":"e_1_3_2_1_6_1","first-page":"609","article-title":"DaDianNao: A machine-learning Supercomputer","author":"Chen Y.","year":"2014","unstructured":"Y. Chen , , \" DaDianNao: A machine-learning Supercomputer ,\" ACM\/IEEE International Symposium on Microarchitecture (MICRO) , 2014 , pp. 609 -- 622 . Y. Chen, et al., \"DaDianNao: A machine-learning Supercomputer,\" ACM\/IEEE International Symposium on Microarchitecture (MICRO), 2014, pp. 609--622.","journal-title":"ACM\/IEEE International Symposium on Microarchitecture (MICRO)"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_3_2_1_8_1","first-page":"14","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee , , \" ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars ,\" ACM\/IEEE International Symposium on Computer Architecture (ISCA) , 2016 , pp. 14 -- 26 . A. Shafiee, et al., \"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars,\" ACM\/IEEE International Symposium on Computer Architecture (ISCA), 2016, pp. 14--26.","journal-title":"ACM\/IEEE International Symposium on Computer Architecture (ISCA)"},{"key":"e_1_3_2_1_9_1","first-page":"27","article-title":"PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory","author":"Chi P.","year":"2016","unstructured":"P. Chi , , \" PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory ,\" ACM\/IEEE International Symposium on Computer Architecture (ISCA) , 2016 , pp. 27 -- 39 . P. Chi, et al., \"PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory,\" ACM\/IEEE International Symposium on Computer Architecture (ISCA), 2016, pp. 27--39.","journal-title":"ACM\/IEEE International Symposium on Computer Architecture (ISCA)"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_11_1","volume-title":"Algorithms for VLSI processor arrays. Introduction to VLSI Systems","author":"Kung H.T.","year":"1980","unstructured":"H.T. Kung , C.E. Leiserson , Algorithms for VLSI processor arrays. Introduction to VLSI Systems , 1980 . H.T. Kung, C.E. Leiserson, Algorithms for VLSI processor arrays. Introduction to VLSI Systems, 1980."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-54313-0","volume-title":"Neuro-inspired Computing Using Resistive Synaptic Device: Springer","author":"Yu S.","year":"2017","unstructured":"S. Yu (Editor), Neuro-inspired Computing Using Resistive Synaptic Device: Springer , 2017 . S. Yu (Editor), Neuro-inspired Computing Using Resistive Synaptic Device: Springer, 2017."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539046"},{"key":"e_1_3_2_1_16_1","volume-title":"Automation & Test in Europe (DATE)","author":"Chen P.-Y.","year":"2015","unstructured":"P.-Y. Chen , D. Kadetotad , Z. Xu , A. Mohanty , B. Lin , J. Ye , S. Vrudhula , J.-S. Seo , Y. Cao , S. Yu , \"Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip,\" ACM\/IEEE Design , Automation & Test in Europe (DATE) , 2015 . P.-Y. Chen, D. Kadetotad, Z. Xu, A. Mohanty, B. Lin, J. Ye, S. Vrudhula, J.-S. Seo, Y. Cao, S. Yu, \"Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip,\" ACM\/IEEE Design, Automation & Test in Europe (DATE), 2015."},{"key":"e_1_3_2_1_17_1","volume-title":"Automation & Test in Europe Conference (DATE)","author":"Sun X.","year":"2018","unstructured":"X. Sun , S. Yin , X. Peng , R. Liu , J.-S. Seo , S. Yu , \"XNOR-RRAM : A scalable and parallel resistive synaptic architecture for binary neural networks,\" ACM\/IEEE Design , Automation & Test in Europe Conference (DATE) , 2018 . X. Sun, S. Yin, X. Peng, R. Liu, J.-S. Seo, S. Yu, \"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks,\" ACM\/IEEE Design, Automation & Test in Europe Conference (DATE), 2018."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310392"},{"key":"e_1_3_2_1_19_1","volume-title":"TETRIS: Scalable and efficient neural network acceleration with 3D memory,\" Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Gao M.","year":"2017","unstructured":"M. Gao , , \" TETRIS: Scalable and efficient neural network acceleration with 3D memory,\" Architectural Support for Programming Languages and Operating Systems (ASPLOS) , 2017 . M. Gao, et al., \"TETRIS: Scalable and efficient neural network acceleration with 3D memory,\" Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2017."},{"key":"e_1_3_2_1_20_1","volume-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" European Conference on Computer Vision (ECCV)","author":"Rastegari M.","year":"2016","unstructured":"M. Rastegari , , \" XNOR-Net: ImageNet classification using binary convolutional neural networks,\" European Conference on Computer Vision (ECCV) , 2016 . M. Rastegari, et al., \"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" European Conference on Computer Vision (ECCV), 2016."}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","location":"Washington District of Columbia USA","acronym":"MEMSYS '19"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357566","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:22Z","timestamp":1750202602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357566"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":20,"alternative-id":["10.1145\/3357526.3357566","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357566","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}