{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:07:59Z","timestamp":1774631279856,"version":"3.50.1"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T00:00:00Z","timestamp":1570406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,10,31]]},"abstract":"<jats:p>AMBA AXI is a popular bus protocol that is widely adopted as the medium to exchange data in field-programmable gate array system-on-chips (FPGA SoCs). The AXI protocol does not specify how conflicting transactions are arbitrated and hence the design of bus arbiters is left to the vendors that adopt AXI. Typically, a round-robin arbitration is implemented to ensure a fair access to the bus by the master nodes, as for the popular SoCs by Xilinx.<\/jats:p>\n          <jats:p>\n            This paper addresses a critical issue that can arise when adopting the AXI protocol under round-robin arbitration; specifically, in the presence of bus transactions with heterogeneous burst sizes. First, it is shown that a completely unfair bandwidth distribution can be achieved under some configurations, making possible to arbitrarily decrease the bus bandwidth of a target master node. This issue poses serious performance, safety, and security concerns. Second, a low-latency (one clock cycle) module named\n            <jats:italic>AXI burst equalizer<\/jats:italic>\n            (ABE) is proposed to restore fairness. Our investigations and proposals are supported by implementations and tests upon three modern SoCs. Experimental results are reported to confirm the existence of the issue and assess the effectiveness of the ABE with bus traffic generators and hardware accelerators from the Xilinx\u2019s IP library.\n          <\/jats:p>","DOI":"10.1145\/3358183","type":"journal-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T13:13:05Z","timestamp":1570713185000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs"],"prefix":"10.1145","volume":"18","author":[{"given":"Francesco","family":"Restuccia","sequence":"first","affiliation":[{"name":"Scuola Superiore Sant\u2019Anna, Pisa, Italy"}]},{"given":"Marco","family":"Pagani","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant\u2019Anna and CRIStAL (Univ. Lille, CNRS, Centrale Lille, UMR 9189), Lille, France"}]},{"given":"Alessandro","family":"Biondi","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant\u2019Anna, Pisa, Italy"}]},{"given":"Mauro","family":"Marinoni","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant\u2019Anna, Pisa, Italy"}]},{"given":"Giorgio","family":"Buttazzo","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant\u2019Anna, Pisa, Italy"}]}],"member":"320","published-online":{"date-parts":[[2019,10,7]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM. 2012. AMBA AXI and ACE Protocol Specification. ARM.  ARM. 2012. AMBA AXI and ACE Protocol Specification. ARM."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.010"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMC.2010.5575754"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2011.6059179"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647792"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744879"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"},{"key":"e_1_2_1_9_1","volume-title":"Automation 8 Test in Europe Conference 8 Exhibition","author":"Kumar Akash","unstructured":"Akash Kumar , Andreas Hansson , Jos Huisken , and Henk Corp oraal. 2007. An FPGA design flow for reconfigurable network-based multi-processor systems on chip. In 2007 Design , Automation 8 Test in Europe Conference 8 Exhibition . IEEE , 1--6. Akash Kumar, Andreas Hansson, Jos Huisken, and Henk Corporaal. 2007. An FPGA design flow for reconfigurable network-based multi-processor systems on chip. In 2007 Design, Automation 8 Test in Europe Conference 8 Exhibition. IEEE, 1--6."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878210"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357980"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_2_1_13_1","volume-title":"31st Euromicro Conference on Real-Time Systems (ECRTS 2019) (Leibniz International Proceedings in Informatics (LIPIcs)), Sophie Quinton (Ed.)","volume":"133","author":"Pagani Marco","year":"2019","unstructured":"Marco Pagani , Enrico Rossi , Alessandro Biondi , Mauro Marinoni , Giuseppe Lipari , and Giorgio Buttazzo . 2019 . A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs . In 31st Euromicro Conference on Real-Time Systems (ECRTS 2019) (Leibniz International Proceedings in Informatics (LIPIcs)), Sophie Quinton (Ed.) , Vol. 133 . Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 24:1--24:24. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS. 2019.24 Marco Pagani, Enrico Rossi, Alessandro Biondi, Mauro Marinoni, Giuseppe Lipari, and Giorgio Buttazzo. 2019. A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs. In 31st Euromicro Conference on Real-Time Systems (ECRTS 2019) (Leibniz International Proceedings in Informatics (LIPIcs)), Sophie Quinton (Ed.), Vol. 133. Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 24:1--24:24. DOI:https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2019.24"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:DAEM.0000003962.54165.5c"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.10"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763319"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.105"},{"key":"e_1_2_1_18_1","unstructured":"Xilinx 2016. Zynq-7000 All Programmable SoC - Reference Manual. Xilinx. UG585.  Xilinx 2016. Zynq-7000 All Programmable SoC - Reference Manual. Xilinx. UG585."},{"key":"e_1_2_1_19_1","unstructured":"Xilinx 2017. Zynq UltraScale+ Device - Reference Manual. Xilinx. UG1085.  Xilinx 2017. Zynq UltraScale+ Device - Reference Manual. Xilinx. UG1085."},{"key":"e_1_2_1_20_1","unstructured":"Xilinx 2018. AXI Interconnect LogiCORE IP Product Guide. Xilinx. PG059.  Xilinx 2018. AXI Interconnect LogiCORE IP Product Guide. Xilinx. PG059."},{"key":"e_1_2_1_21_1","unstructured":"Xilinx 2018. Convolutional Encoder LogiCORE IP Product Guide. Xilinx. PG026.  Xilinx 2018. Convolutional Encoder LogiCORE IP Product Guide. Xilinx. PG026."},{"key":"e_1_2_1_22_1","unstructured":"Xilinx 2018. Fast Fourier Transform LogiCORE IP Product Guide. Xilinx. PG109.  Xilinx 2018. Fast Fourier Transform LogiCORE IP Product Guide. Xilinx. PG109."},{"key":"e_1_2_1_23_1","unstructured":"Xilinx 2018. FIR Compiler LogiCORE IP Product Guide. Xilinx. PG149.  Xilinx 2018. FIR Compiler LogiCORE IP Product Guide. Xilinx. PG149."},{"key":"e_1_2_1_24_1","unstructured":"Xilinx 2018. SmartConnect LogiCORE IP Product Guide. Xilinx. PG247.  Xilinx 2018. SmartConnect LogiCORE IP Product Guide. Xilinx. PG247."},{"key":"e_1_2_1_25_1","unstructured":"Xilinx 2018. Versal: Adaptive Compute Acceleration Platform. Xilinx. WP505.  Xilinx 2018. Versal: Adaptive Compute Acceleration Platform. Xilinx. WP505."},{"key":"e_1_2_1_26_1","volume-title":"IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201908)","author":"Yuan Ching-Chien","year":"2008","unstructured":"Ching-Chien Yuan , Yu-Jung Huang , Shih-Jhe Lin , and Kai-hsiang Huang. 2008 . A reconfigurable arbiter for SOC applications . In IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201908) . IEEE, 713--716. Ching-Chien Yuan, Yu-Jung Huang, Shih-Jhe Lin, and Kai-hsiang Huang. 2008. A reconfigurable arbiter for SOC applications. In IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201908). IEEE, 713--716."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358183","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3358183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:58Z","timestamp":1750199578000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358183"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,7]]},"references-count":27,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2019,10,31]]}},"alternative-id":["10.1145\/3358183"],"URL":"https:\/\/doi.org\/10.1145\/3358183","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,7]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}