{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:04:59Z","timestamp":1767261899074,"version":"3.41.0"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T00:00:00Z","timestamp":1570492800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,10,31]]},"abstract":"<jats:p>Application analysis and simulation tools are used extensively by embedded system designers to improve existing optimization techniques or develop new ones. We propose the Alleria framework to make it easier for designers to comprehensively collect critical information such as virtual and physical memory addresses, accessed values, and thread schedules about one or more target applications. Such profilers often incur substantial performance overheads that are orders of magnitude larger than native execution time. We discuss how that overhead can be significantly reduced using a novel profiling mechanism called adaptive profiling. We develop a heuristic-based adaptive profiling mechanism and evaluate its performance using single-threaded and multi-threaded applications. The proposed technique can improve profiling throughput by up to 145% and by 37% on an average, enabling Alleria to be used to comprehensively profile applications with a throughput of over 3 million instructions per second.<\/jats:p>","DOI":"10.1145\/3358193","type":"journal-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T13:13:05Z","timestamp":1570713185000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Alleria"],"prefix":"10.1145","volume":"18","author":[{"given":"Hadi","family":"Brais","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,8]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1109\/MC.2010.60"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1145\/3085572"},{"key":"e_1_2_1_3_1","volume-title":"Moca: An efficient memory trace collection system.","author":"Beniamine David","year":"2016","unstructured":"David Beniamine and Guillaume Huard . 2016 . Moca: An efficient memory trace collection system. (2016). David Beniamine and Guillaume Huard. 2016. Moca: An efficient memory trace collection system. (2016)."},{"key":"e_1_2_1_4_1","volume-title":"Conte","author":"Bheda Rishiraj A.","year":"2011","unstructured":"Rishiraj A. Bheda , Jason A. Poovey , Jesse G. Beu , and Thomas M . Conte . 2011 . Energy efficient phase change memory based main memory for future high performance systems. In IGCC. 1--8. Rishiraj A. Bheda, Jason A. Poovey, Jesse G. Beu, and Thomas M. Conte. 2011. Energy efficient phase change memory based main memory for future high performance systems. In IGCC. 1--8."},{"key":"e_1_2_1_5_1","first-page":"2","article-title":"The Gem5 simulator","volume":"39","author":"Nathan Binkert","year":"2011","unstructured":"Nathan Binkert et al. 2011 . The Gem5 simulator . SIGARCH Comput. Archit. News 39 , 2 (Aug. 2011), 1--7. Nathan Binkert et al. 2011. The Gem5 simulator. SIGARCH Comput. Archit. News 39, 2 (Aug. 2011), 1--7.","journal-title":"SIGARCH Comput. Archit. News"},{"volume-title":"A trace-driven approach for fast and accurate simulation of manycore architectures","author":"Butko Anastasiia","unstructured":"Anastasiia Butko , Rafael Garibotti , Luciano Ost , Vianney Lapotre , Abdoulaye Gamatie , Gilles Sassatelli , and Chris Adeniyi-Jones . 2015. A trace-driven approach for fast and accurate simulation of manycore architectures . In ASP-DAC. IEEE. Anastasiia Butko, Rafael Garibotti, Luciano Ost, Vianney Lapotre, Abdoulaye Gamatie, Gilles Sassatelli, and Chris Adeniyi-Jones. 2015. A trace-driven approach for fast and accurate simulation of manycore architectures. In ASP-DAC. IEEE.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","volume-title":"Carlson and Wim Heirman","author":"Trever","year":"2013","unstructured":"Trever E. Carlson and Wim Heirman . 2013 . The sniper user manual. (2013). Trever E. Carlson and Wim Heirman. 2013. The sniper user manual. (2013)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_8_1","DOI":"10.1145\/2063384.2063454"},{"volume-title":"Emerging Memory Technologies","author":"Dong Xiangyu","unstructured":"Xiangyu Dong , Cong Xu , Norm Jouppi , and Yuan Xie . 2014. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory . In Emerging Memory Technologies . Springer , 15--50. Xiangyu Dong, Cong Xu, Norm Jouppi, and Yuan Xie. 2014. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer, 15--50.","key":"e_1_2_1_9_1"},{"volume-title":"Dynamic Instrumentation Tool Platform","year":"2017","unstructured":"DynamoRIO : Dynamic Instrumentation Tool Platform . 2017 . Cache Simulator . http:\/\/dynamorio.org\/docs\/page_drcachesim.html. DynamoRIO: Dynamic Instrumentation Tool Platform. 2017. Cache Simulator. http:\/\/dynamorio.org\/docs\/page_drcachesim.html.","key":"e_1_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1016\/j.micpro.2009.02.010"},{"key":"e_1_2_1_12_1","first-page":"14","article-title":"MAMBO: A low-overhead dynamic binary modification tool for ARM","volume":"13","author":"Gorgovan Cosmin","year":"2016","unstructured":"Cosmin Gorgovan , Amanieu d\u2019 Antras , and Mikel Luj\u00e1n . 2016 . MAMBO: A low-overhead dynamic binary modification tool for ARM . ACM Transactions on Architecture and Code Optimization (TACO) 13 , 1 (2016), 14 . Cosmin Gorgovan, Amanieu d\u2019Antras, and Mikel Luj\u00e1n. 2016. MAMBO: A low-overhead dynamic binary modification tool for ARM. ACM Transactions on Architecture and Code Optimization (TACO) 13, 1 (2016), 14.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/3106342"},{"unstructured":"Aamer Jaleel Robert S. Cohn Chi-Keung Luk and Bruce Jacob. 2008. CMP&dollar;im: A pin-based on-the-fly multi-core cache simulator. In MoBS. 28--36.  Aamer Jaleel Robert S. Cohn Chi-Keung Luk and Bruce Jacob. 2008. CMP&dollar;im: A pin-based on-the-fly multi-core cache simulator. In MoBS. 28--36.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1145\/2560488.2560491"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1145\/2897937.2897962"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/LCA.2015.2414456"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1007\/s10586-013-0307-2"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1145\/1065010.1065034"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.1145\/1216374.1216380"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the 2006 Workshop on Binary Instrumentation and Applications (WBIA).","author":"Moseley Tipp","year":"2006","unstructured":"Tipp Moseley , Dirk Grunwald , Daniel A. Connors , Ram Ramanujam , Vasanth Tovinkere , and Ramesh Peri . 2006 . Loopprof: Dynamic techniques for loop detection and profiling . In Proceedings of the 2006 Workshop on Binary Instrumentation and Applications (WBIA). Tipp Moseley, Dirk Grunwald, Daniel A. Connors, Ram Ramanujam, Vasanth Tovinkere, and Ramesh Peri. 2006. Loopprof: Dynamic techniques for loop detection and profiling. In Proceedings of the 2006 Workshop on Binary Instrumentation and Applications (WBIA)."},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/IMW.2013.6582088"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1145\/2807591.2807626"},{"doi-asserted-by":"publisher","key":"e_1_2_1_25_1","DOI":"10.1145\/1250734.1250746"},{"doi-asserted-by":"publisher","key":"e_1_2_1_26_1","DOI":"10.1109\/WCRE.2009.12"},{"key":"e_1_2_1_27_1","volume-title":"Simutrace: A toolkit for full system memory tracing.","author":"Rittinghaus Marc","year":"2015","unstructured":"Marc Rittinghaus , Thorsten Groeninger , and Frank Bellosa . 2015 . Simutrace: A toolkit for full system memory tracing. (2015). Marc Rittinghaus, Thorsten Groeninger, and Frank Bellosa. 2015. Simutrace: A toolkit for full system memory tracing. (2015)."},{"unstructured":"Julian Seward and Nicholas Nethercote. 2005. Using valgrind to detect undefined value errors with bit-precision. In USENIX.  Julian Seward and Nicholas Nethercote. 2005. Using valgrind to detect undefined value errors with bit-precision. In USENIX.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","volume-title":"SPEC CPU2006","author":"The Standard Performance Evaluation Corporation (SPEC).","year":"2006","unstructured":"The Standard Performance Evaluation Corporation (SPEC). 2006 . SPEC CPU2006 . http:\/\/www.spec.org The Standard Performance Evaluation Corporation (SPEC). 2006. SPEC CPU2006. http:\/\/www.spec.org"},{"key":"e_1_2_1_30_1","volume-title":"Loh","author":"Tian Yingying","year":"2014","unstructured":"Yingying Tian , Samira M. Khan , Daniel A. Jim\u00e9nez , and Gabriel H . Loh . 2014 . Last-level cache deduplication. In Proceedings of ICS. ACM , 53--62. Yingying Tian, Samira M. Khan, Daniel A. Jim\u00e9nez, and Gabriel H. Loh. 2014. Last-level cache deduplication. In Proceedings of ICS. ACM, 53--62."},{"doi-asserted-by":"publisher","key":"e_1_2_1_31_1","DOI":"10.1109\/ISPASS.2015.7095810"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.5555\/2724966.2725064"},{"doi-asserted-by":"crossref","unstructured":"Paul Tschirhart Jim Stevens Zeshan Chishti Shih-Lien Lu and Bruce Jacob. 2015. Bringing modern hierarchical memory systems into focus: A study of architecture and workload factors on system performance (MEMSYS\u201915). 12.  Paul Tschirhart Jim Stevens Zeshan Chishti Shih-Lien Lu and Bruce Jacob. 2015. Bringing modern hierarchical memory systems into focus: A study of architecture and workload factors on system performance (MEMSYS\u201915). 12.","key":"e_1_2_1_33_1","DOI":"10.1145\/2818950.2818975"},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_1","DOI":"10.1145\/1791194.1791202"},{"key":"e_1_2_1_35_1","volume-title":"Andres Jaan Tack, and Michael M. Swift","author":"Volos Haris","year":"2011","unstructured":"Haris Volos , Andres Jaan Tack, and Michael M. Swift . 2011 . Mnemosyne : Lightweight persistent memory (ASPLOS XVI) . 91--104. Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: Lightweight persistent memory (ASPLOS XVI). 91--104."},{"doi-asserted-by":"publisher","key":"e_1_2_1_36_1","DOI":"10.1145\/3037697.3037729"},{"key":"e_1_2_1_37_1","volume-title":"Qureshi","author":"Young Vinson","year":"2017","unstructured":"Vinson Young , Prashant J. Nair , and Moinuddin K . Qureshi . 2017 . DICE : Compressing DRAM caches for bandwidth and capacity (ISCA) . 627--638. Vinson Young, Prashant J. Nair, and Moinuddin K. Qureshi. 2017. DICE: Compressing DRAM caches for bandwidth and capacity (ISCA). 627--638."},{"key":"e_1_2_1_38_1","volume-title":"Tullsen","author":"Zhang Weifeng","year":"2005","unstructured":"Weifeng Zhang , Brad Calder , and Dean M . Tullsen . 2005 . An event-driven multithreaded dynamic optimization framework. In PACT. IEEE , 87--98. Weifeng Zhang, Brad Calder, and Dean M. Tullsen. 2005. An event-driven multithreaded dynamic optimization framework. In PACT. IEEE, 87--98."},{"doi-asserted-by":"crossref","unstructured":"Qin Zhao Ioana Cutcutache and Weng-Fai Wong. 2010. PiPA: Pipelined profiling and analysis on multicore systems. TACO 7 3 Article 13 (Dec. 2010) 29 pages.  Qin Zhao Ioana Cutcutache and Weng-Fai Wong. 2010. PiPA: Pipelined profiling and analysis on multicore systems. TACO 7 3 Article 13 (Dec. 2010) 29 pages.","key":"e_1_2_1_39_1","DOI":"10.1145\/1880037.1880038"},{"doi-asserted-by":"publisher","key":"e_1_2_1_40_1","DOI":"10.1145\/1152154.1152180"},{"doi-asserted-by":"crossref","unstructured":"Ping Zhou Bo Zhao Jun Yang and Youtao Zhang. 2009. A durable and energy efficient main memory using phase change memory technology (ISCA\u201909). 10.  Ping Zhou Bo Zhao Jun Yang and Youtao Zhang. 2009. A durable and energy efficient main memory using phase change memory technology (ISCA\u201909). 10.","key":"e_1_2_1_41_1","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358193","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3358193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:58Z","timestamp":1750199578000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358193"}},"subtitle":["An Advanced Memory Access Profiling Framework"],"short-title":[],"issued":{"date-parts":[[2019,10,8]]},"references-count":40,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2019,10,31]]}},"alternative-id":["10.1145\/3358193"],"URL":"https:\/\/doi.org\/10.1145\/3358193","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2019,10,8]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}