{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T04:08:20Z","timestamp":1773202100294,"version":"3.50.1"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T00:00:00Z","timestamp":1570492800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1704859"],"award-info":[{"award-number":["CCF-1704859"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,10,31]]},"abstract":"<jats:p>Tracing or trace interface has been used in various ways to find system defects or bugs. As embedded systems are increasingly used in safety-critical applications, tracing can provide useful information during system execution at runtime. Non-intrusive tracing that does not affect system performance has become especially important, but unfortunately, the biggest obstacle to this approach was the vast amount of real-time trace data, making it challenging to address complex requirements with relatively limited hardware implementations. Automata processors can be programmed with a memory-like structure of automata and have a structure specific to streaming data, large capacity, and parallel processing functions. This paper promotes the idea of high-level system-on-chip monitoring using automata processors. We used a safety-critical pacemaker application in the experiments, described timed automata (TA)-based requirements, and tested intentionally injected 4,000 random failures. The TA model converted for Automata Processor to monitor system, correctness, and safety properties achieved 100% failure detection rate in the experiment, and the detected failure is reported as fast enough to allow enough extent for failure recovery.<\/jats:p>","DOI":"10.1145\/3358200","type":"journal-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T13:13:05Z","timestamp":1570713185000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Efficient Tracing Methodology Using Automata Processor"],"prefix":"10.1145","volume":"18","author":[{"given":"Minjun","family":"Seo","sequence":"first","affiliation":[{"name":"Center for Embedded Cyber-physical Systems, University of California, Irvine, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6982-365X","authenticated-orcid":false,"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"Center for Embedded Cyber-physical Systems, University of California, Irvine, California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,8]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"[n.d.]. RTEMS Real Time Operating System (RTOS) | Real-Time and Real Free RTOS. https:\/\/www.rtems.org\/.  [n.d.]. RTEMS Real Time Operating System (RTOS) | Real-Time and Real Free RTOS. https:\/\/www.rtems.org\/."},{"key":"e_1_2_1_2_1","volume-title":"www.cobham.com\/gaisler","author":"GRLIB","year":"2018","unstructured":"2018. LEON\/ GRLIB guide GRLIB VHDL IP core library 2018 configuration and development guide configuration and development guide. ( 2018 ). www.cobham.com\/gaisler . 2018. LEON\/GRLIB guide GRLIB VHDL IP core library 2018 configuration and development guide configuration and development guide. (2018). www.cobham.com\/gaisler."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-017-0274-y"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/647768.733787"},{"key":"e_1_2_1_5_1","volume-title":"Cardiac Pacemakers Step by Step: An Illustrated Guide","author":"Barold S. Serge","unstructured":"S. Serge Barold , Roland X. Stroobandt , and Alfons F Sinnaeve . 2008. Cardiac Pacemakers Step by Step: An Illustrated Guide . John Wiley 8 Sons. S. Serge Barold, Roland X. Stroobandt, and Alfons F Sinnaeve. 2008. Cardiac Pacemakers Step by Step: An Illustrated Guide. John Wiley 8 Sons."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_7_1","volume-title":"Workshop on Computer Architecture for Machine Learning.","author":"Bo Chunkun","year":"2015","unstructured":"Chunkun Bo , Ke Wang , Yanjun Qi , and Kevin Skadron . 2015 . String kernel testing acceleration using the micron automata processor . In Workshop on Computer Architecture for Machine Learning. Chunkun Bo, Ke Wang, Yanjun Qi, and Kevin Skadron. 2015. String kernel testing acceleration using the micron automata processor. In Workshop on Computer Architecture for Machine Learning."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16612-9_15"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2021296.2021308"},{"key":"e_1_2_1_10_1","unstructured":"Altera Corporation. 2008. with the SignalTap II Embedded Logic Analyzer. 24 pages.  Altera Corporation. 2008. with the SignalTap II Embedded Logic Analyzer. 24 pages."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2001.915206"},{"key":"e_1_2_1_13_1","first-page":"30","article-title":"Vivado design suite","volume":"5","author":"Feist Tom","year":"2012","unstructured":"Tom Feist . 2012 . Vivado design suite . White Paper 5 (2012), 30 . Tom Feist. 2012. Vivado design suite. White Paper 5 (2012), 30.","journal-title":"White Paper"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1121788.1121800"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.411.0004"},{"key":"e_1_2_1_16_1","unstructured":"Micron Inc. [n.d.]. Designing for the Micron D480 Automata Processor. http:\/\/www.micronautomata.com\/documentation\/anml_documentation\/c_D480_design_notes.html.  Micron Inc. [n.d.]. Designing for the Micron D480 Automata Processor. http:\/\/www.micronautomata.com\/documentation\/anml_documentation\/c_D480_design_notes.html."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.36"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2161241"},{"key":"e_1_2_1_19_1","first-page":"1","article-title":"What really happened on mars rover pathfinder","volume":"19","author":"Jones Mike","year":"1997","unstructured":"Mike Jones . 1997 . What really happened on mars rover pathfinder . The Risks Digest 19 , 49 (1997), 1 -- 2 . Mike Jones. 1997. What really happened on mars rover pathfinder. The Risks Digest 19, 49 (1997), 1--2.","journal-title":"The Risks Digest"},{"key":"e_1_2_1_20_1","volume-title":"OpenRISC 1200 IP Core Specification (Preliminary Draft)","author":"Lampret Damjan","year":"2014","unstructured":"Damjan Lampret and Julius Baxter . [n.d.]. OpenRISC 1200 IP Core Specification (Preliminary Draft) , 2014 . Damjan Lampret and Julius Baxter. [n.d.]. OpenRISC 1200 IP Core Specification (Preliminary Draft), 2014."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717310"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1993.274940"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SCAM.2017.9"},{"key":"e_1_2_1_24_1","unstructured":"Hong Lu and Alessandro Forin. 2007. The design and implementation of P2V an architecture for zero-overhead online verification of software programs. (2007).  Hong Lu and Alessandro Forin. 2007. The design and implementation of P2V an architecture for zero-overhead online verification of software programs. (2007)."},{"key":"e_1_2_1_25_1","volume-title":"White Paper","author":"Mijat R","year":"2010","unstructured":"R Mijat . 2010. Better trace for better software: Introducing the new arm coresight system trace macrocell and trace memory controller. ARM , White Paper ( 2010 ). R Mijat. 2010. Better trace for better software: Introducing the new arm coresight system trace macrocell and trace memory controller. ARM, White Paper (2010)."},{"key":"e_1_2_1_26_1","volume-title":"Runtime Verification","author":"Navabpour Samaneh","unstructured":"Samaneh Navabpour , Borzoo Bonakdarpour , and Sebastian Fischmeister . 2015. Time-triggered runtime verification of component-based multi-core systems . In Runtime Verification . Springer , 153--168. Samaneh Navabpour, Borzoo Bonakdarpour, and Sebastian Fischmeister. 2015. Time-triggered runtime verification of component-based multi-core systems. In Runtime Verification. Springer, 153--168."},{"key":"e_1_2_1_27_1","volume-title":"Automation 8 Test in Europe Conference 8 Exhibition (DATE)","author":"Oh Hyunyoung","unstructured":"Hyunyoung Oh , Hayoon Yi , Hyeokjun Choe , Yeongpil Cho , Sungroh Yoon , and Yunheung Paek . 2019. Real-time anomalous branch behavior inference with a GPU-inspired engine for machine learning models. In 2019 Design , Automation 8 Test in Europe Conference 8 Exhibition (DATE) . IEEE , 908--913. Hyunyoung Oh, Hayoon Yi, Hyeokjun Choe, Yeongpil Cho, Sungroh Yoon, and Yunheung Paek. 2019. Real-time anomalous branch behavior inference with a GPU-inspired engine for machine learning models. In 2019 Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE). IEEE, 908--913."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.43"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329364"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.51"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.94"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3206213"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_11"},{"key":"e_1_2_1_35_1","unstructured":"Tullis and Michael L. 2015. Intel \u00ae Trace Hub Developer\u2019s Manual. Technical Report. http:\/\/www.intel.com\/products\/processor.  Tullis and Michael L. 2015. Intel \u00ae Trace Hub Developer\u2019s Manual. Technical Report. http:\/\/www.intel.com\/products\/processor."},{"key":"e_1_2_1_37_1","volume-title":"DiaSys: On-chip trace analysis for multi-processor system-on-chip","author":"Wagner Philipp","unstructured":"Philipp Wagner , Thomas Wild , and Andreas Herkersdorf . 2016. DiaSys: On-chip trace analysis for multi-processor system-on-chip . Springer , Cham , 197--209. DOI:https:\/\/doi.org\/10.1007\/978-3-319-30695-7_15 Philipp Wagner, Thomas Wild, and Andreas Herkersdorf. 2016. DiaSys: On-chip trace analysis for multi-processor system-on-chip. Springer, Cham, 197--209. DOI:https:\/\/doi.org\/10.1007\/978-3-319-30695-7_15"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.101"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465912"},{"key":"e_1_2_1_40_1","unstructured":"Xilinx. 2012. ChipScope Pro Software and Cores. 5--226 pages. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/chipscope_pro_sw_cores_ug029.pdf.  Xilinx. 2012. ChipScope Pro Software and Cores. 5--226 pages. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/chipscope_pro_sw_cores_ug029.pdf."},{"key":"e_1_2_1_41_1","unstructured":"Xilinx. 2017. MicroBlaze processor reference guide. (2017). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_1\/ug984-vivado-microblaze-ref.pdf.  Xilinx. 2017. MicroBlaze processor reference guide. (2017). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_1\/ug984-vivado-microblaze-ref.pdf."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2015.7363776"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400691"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358200","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3358200","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3358200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:07Z","timestamp":1750202587000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358200"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,8]]},"references-count":42,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2019,10,31]]}},"alternative-id":["10.1145\/3358200"],"URL":"https:\/\/doi.org\/10.1145\/3358200","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,8]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}