{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:27Z","timestamp":1750220847321,"version":"3.41.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T00:00:00Z","timestamp":1570492800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"US National Science Foundation (NSF) CAREER","award":["CNS-1553264"],"award-info":[{"award-number":["CNS-1553264"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,10,31]]},"abstract":"<jats:p>\n            On-chip wireless interconnects have been demonstrated to improve the performance and energy consumption of data communication in Network-on-Chips (NoCs). However, the wireless interfaces (WIs) can be defective, rendering these broken links severely affect the performance. This makes manufacturing test of the WIs critical. While analog testing of the transceivers is possible, such methodologies are impractical in a Wireless NoC (WiNoC) due to large overheads. In addition to testing, security is another prominent challenge in WiNoCs, as the security breach can happen due to embedded hardware Trojans or through external attacker exploiting the wireless medium. The typical security measures used in general wireless networks are not practical in a WiNoC due to unique network architectures and performance requirements of such a system. However, both testing and security defense can potentially leverage a basic monitoring framework which, can detect malfunctions or anomalies. Based on this idea, we propose a unified architecture for testing and attack detection and protection of on-chip wireless interconnects. We adopt a Built-In-Self Test (BIST) methodology to enable online monitoring of the wireless interconnects which can also be reused for monitoring the security threats. We focus on manufacturing defects of the WIs for testing and persistent jamming attack for the security measures, as this kind of attack is most likely on wireless communication systems. The BIST methodology is capable of detecting faults in the wireless links with a low aliasing probability of 2.32\u00d7 10\n            <jats:sup>\u221210<\/jats:sup>\n            . Additionally, the proposed unified architecture is able to detect the persistent jamming with an accuracy of 99.87% and suffer &lt; 3% communication bandwidth degradation even in the presence of attacks from either internal or external sources.\n          <\/jats:p>","DOI":"10.1145\/3358212","type":"journal-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T13:13:05Z","timestamp":1570713185000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Unified Testing and Security Framework for Wireless Network-on-Chip Enabled Multi-Core Chips"],"prefix":"10.1145","volume":"18","author":[{"given":"Abhishek","family":"Vashist","sequence":"first","affiliation":[{"name":"Rochester Institute of Technology, Rochester, New York, USA"}]},{"given":"Andrew","family":"Keats","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, New York, USA"}]},{"given":"Sai Manoj Pudukotai","family":"Dinakarrao","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, Virginia, USA"}]},{"given":"Amlan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NewYork, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,10,8]]},"reference":[{"volume-title":"Int. Conf. on Advanced Computing.","author":"Akilandeswari V.","key":"e_1_2_1_1_1","unstructured":"V. Akilandeswari and S. M. Shalinie . 2012. Probabilistic neural network based attack traffic classification . In Int. Conf. on Advanced Computing. V. Akilandeswari and S. M. Shalinie. 2012. Probabilistic neural network based attack traffic classification. In Int. Conf. on Advanced Computing."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_3_1","unstructured":"M. B\u00fchler J. Koehl J. Bickford J. Hibbeler U. Schlichtmann R. Sommer M. Pronath and A. Ripp. 2006. DFM\/DFY design for manufacturability and yield - influence of process variations in digital analog and mixed-signal circuit design. In Design Automation and Test in Europe.  M. B\u00fchler J. Koehl J. Bickford J. Hibbeler U. Schlichtmann R. Sommer M. Pronath and A. Ripp. 2006. DFM\/DFY design for manufacturability and yield - influence of process variations in digital analog and mixed-signal circuit design. In Design Automation and Test in Europe."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287706"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218636"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2833876"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2749967"},{"key":"e_1_2_1_8_1","first-page":"6","article-title":"A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator","volume":"64","author":"Lin Sai Mano P. D., J.","year":"2017","unstructured":"Sai Mano P. D., J. Lin , S. Zhu , Y. Yin , X. Liu , X. Huang , C. Song , W. Zhang , M. Yan , Z. Yu , and H. Yu . 2017 . A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator . IEEE Transactions on Circuits and Systems I: Regular Papers 64 , 6 (June 2017), 1432--1443. Sai Mano P. D., J. Lin, S. Zhu, Y. Yin, X. Liu, X. Huang, C. Song, W. Zhang, M. Yan, Z. Yu, and H. Yu. 2017. A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers 64, 6 (June 2017), 1432--1443.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_2_1_9_1","first-page":"11","article-title":"Reliable 3-D clock-tree synthesis considering nonlinear capacitive TSV model with electrical-thermal-mechanical coupling","volume":"32","author":"Yu Sai Manoj P. D., H.","year":"2013","unstructured":"Sai Manoj P. D., H. Yu , Y. Shang , C. S. Tan , and S. K. Lim . 2013 . Reliable 3-D clock-tree synthesis considering nonlinear capacitive TSV model with electrical-thermal-mechanical coupling . IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 32 , 11 (Nov 2013), 1734--1747. Sai Manoj P. D., H. Yu, Y. Shang, C. S. Tan, and S. K. Lim. 2013. Reliable 3-D clock-tree synthesis considering nonlinear capacitive TSV model with electrical-thermal-mechanical coupling. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 32, 11 (Nov 2013), 1734--1747.","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.224"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"volume-title":"IEEE\/ACM Int. Symp. on Networks-on-Chip.","author":"DiTomaso D.","key":"e_1_2_1_12_1","unstructured":"D. DiTomaso , A. Kodi , D. Matolak , S. Kaya , S. Laha , and W. Rayess . 2013. Energy-efficient adaptive wireless NoCs architecture . In IEEE\/ACM Int. Symp. on Networks-on-Chip. D. DiTomaso, A. Kodi, D. Matolak, S. Kaya, S. Laha, and W. Rayess. 2013. Energy-efficient adaptive wireless NoCs architecture. In IEEE\/ACM Int. Symp. on Networks-on-Chip."},{"key":"e_1_2_1_13_1","volume-title":"Machine learning DDoS detection for consumer Internet of Things devices. CoRR abs\/1804.04159","author":"Doshi Rohan","year":"2018","unstructured":"Rohan Doshi , Noah Apthorpe , and Nick Feamster . 2018. Machine learning DDoS detection for consumer Internet of Things devices. CoRR abs\/1804.04159 ( 2018 ). Rohan Doshi, Noah Apthorpe, and Nick Feamster. 2018. Machine learning DDoS detection for consumer Internet of Things devices. CoRR abs\/1804.04159 (2018)."},{"key":"e_1_2_1_14_1","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato Jose","year":"2002","unstructured":"Jose Duato , Sudhakar Yalamanchili , and Ni Lionel . 2002 . Interconnection Networks: An Engineering Approach . Morgan Kaufmann Publishers Inc . Jose Duato, Sudhakar Yalamanchili, and Ni Lionel. 2002. Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers Inc."},{"key":"e_1_2_1_15_1","first-page":"12","article-title":"Enabling high-performance SMART NoC architectures using on-chip wireless links","volume":"25","author":"Duraisamy K.","year":"2017","unstructured":"K. Duraisamy and P. P. Pande . 2017 . Enabling high-performance SMART NoC architectures using on-chip wireless links . IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 , 12 (Dec 2017), 3495--3508. K. Duraisamy and P. P. Pande. 2017. Enabling high-performance SMART NoC architectures using on-chip wireless links. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 12 (Dec 2017), 3495--3508.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017542"},{"volume-title":"IEEE Workshop on Signal Processing Systems Design and Implementation.","author":"Evain S.","key":"e_1_2_1_17_1","unstructured":"S. Evain and J. Diguet . 2005. From NoC security analysis to design solutions . In IEEE Workshop on Signal Processing Systems Design and Implementation. S. Evain and J. Diguet. 2005. From NoC security analysis to design solutions. In IEEE Workshop on Signal Processing Systems Design and Implementation."},{"volume-title":"IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems.","author":"Fu B.","key":"e_1_2_1_18_1","unstructured":"B. Fu and P. Ampadu . 2009. Burst error detection hybrid ARQ with crosstalk-delay reduction for reliable on-chip interconnects . In IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems. B. Fu and P. Ampadu. 2009. Burst error detection hybrid ARQ with crosstalk-delay reduction for reliable on-chip interconnects. In IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206844"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907263"},{"volume-title":"IEEE VLSI Test Symposium.","author":"Grecu C.","key":"e_1_2_1_21_1","unstructured":"C. Grecu , P. Pande , A. Ivanov , and R. Saleh . 2006. BIST for network-on-chip interconnect infrastructures . In IEEE VLSI Test Symposium. C. Grecu, P. Pande, A. Ivanov, and R. Saleh. 2006. BIST for network-on-chip interconnect infrastructures. In IEEE VLSI Test Symposium."},{"key":"e_1_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Mohammad Hosseinabady Atefe Dalirsani and Zainalabedin Navabi. 2007. Using the inter- and intra-switch regularity in NoC switch testing. In Design Automation and Test in Europe.  Mohammad Hosseinabady Atefe Dalirsani and Zainalabedin Navabi. 2007. Using the inter- and intra-switch regularity in NoC switch testing. In Design Automation and Test in Europe.","DOI":"10.1109\/DATE.2007.364618"},{"volume-title":"ACM\/EDAC\/IEEE Design Automation Conf.","author":"JayashankaraShridevi R.","key":"e_1_2_1_23_1","unstructured":"R. JayashankaraShridevi , C. Rajamanikkam , K. Chakraborty , and S. Roy . 2016. Catching the Flu: Emerging threats from a third party power management unit . In ACM\/EDAC\/IEEE Design Automation Conf. R. JayashankaraShridevi, C. Rajamanikkam, K. Chakraborty, and S. Roy. 2016. Catching the Flu: Emerging threats from a third party power management unit. In ACM\/EDAC\/IEEE Design Automation Conf."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170568"},{"volume-title":"IEEE\/ACM International Conference on Computer-Aided Design.","author":"Kar M.","key":"e_1_2_1_25_1","unstructured":"M. Kar and T. Krishna . 2017. A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance . In IEEE\/ACM International Conference on Computer-Aided Design. M. Kar and T. Krishna. 2017. A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance. In IEEE\/ACM International Conference on Computer-Aided Design."},{"key":"e_1_2_1_26_1","volume-title":"Int. Conf. on Network and Electronics Engineering.","author":"Karimazad Reyhaneh","year":"2011","unstructured":"Reyhaneh Karimazad and Ahmad Faraahi . 2011 . An anomaly-based method for DDoS attacks detection using RBF neural networks . In Int. Conf. on Network and Electronics Engineering. Reyhaneh Karimazad and Ahmad Faraahi. 2011. An anomaly-based method for DDoS attacks detection using RBF neural networks. In Int. Conf. on Network and Electronics Engineering."},{"volume-title":"IEEE\/ACM International Symposium on Networks-on-Chip (NOCS).","author":"Lebiednik B.","key":"e_1_2_1_27_1","unstructured":"B. Lebiednik , S. Abadal , H. Kwon , and T. Krishna . 2018. Architecting a secure wireless network-on-chip . In IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). B. Lebiednik, S. Abadal, H. Kwon, and T. Krishna. 2018. Architecting a secure wireless network-on-chip. In IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)."},{"key":"e_1_2_1_28_1","first-page":"11","article-title":"Co-optimization and analysis of signal, power, and thermal interconnects in 3-D ICs","volume":"30","author":"Lee Y.","year":"2011","unstructured":"Y. Lee and S. K. Lim . 2011 . Co-optimization and analysis of signal, power, and thermal interconnects in 3-D ICs . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30 , 11 (Nov 2011), 1635--1648. Y. Lee and S. K. Lim. 2011. Co-optimization and analysis of signal, power, and thermal interconnects in 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 11 (Nov 2011), 1635--1648.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2706278"},{"key":"e_1_2_1_30_1","first-page":"8","article-title":"Communication using antennas fabricated in silicon integrated circuits","volume":"42","author":"Lin J.","year":"2007","unstructured":"J. Lin , H. Wu , Y. Su , L. Gao , A. Sugavanam , J. E. Brewer , and K. K. O. 2007 . Communication using antennas fabricated in silicon integrated circuits . IEEE J. of Solid-State Circuits 42 , 8 (Aug 2007), 1678--1687. J. Lin, H. Wu, Y. Su, L. Gao, A. Sugavanam, J. E. Brewer, and K. K. O. 2007. Communication using antennas fabricated in silicon integrated circuits. IEEE J. of Solid-State Circuits 42, 8 (Aug 2007), 1678--1687.","journal-title":"IEEE J. of Solid-State Circuits"},{"volume-title":"IEEE Custom Integrated Circuits Conf.","author":"Lin J.","key":"e_1_2_1_31_1","unstructured":"J. Lin , S. Zhu , Z. Yu , D. Xu , Sai Manoj P. D., and H. Yu . 2015. A scalable and reconfigurable 2.5D integrated multicore processor on silicon interposer . In IEEE Custom Integrated Circuits Conf. J. Lin, S. Zhu, Z. Yu, D. Xu, Sai Manoj P. D., and H. Yu. 2015. A scalable and reconfigurable 2.5D integrated multicore processor on silicon interposer. In IEEE Custom Integrated Circuits Conf."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"volume-title":"Automation Test in Europe Conference.","author":"Pathania A.","key":"e_1_2_1_33_1","unstructured":"A. Pathania and J. Henkel . 2018. Task scheduling for many-cores with S-NUCA caches. In Design , Automation Test in Europe Conference. A. Pathania and J. Henkel. 2018. Task scheduling for many-cores with S-NUCA caches. In Design, Automation Test in Europe Conference."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050437"},{"key":"e_1_2_1_35_1","volume-title":"Abell\u00e1n","author":"Garc\u00eda Fernando Pere\u00f1\u00edguez","year":"2017","unstructured":"Fernando Pere\u00f1\u00edguez Garc\u00eda and Jos\u00e9 L . Abell\u00e1n . 2017 . Secure communications in wireless network-on-chips. In Int. W. on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems . Fernando Pere\u00f1\u00edguez Garc\u00eda and Jos\u00e9 L. Abell\u00e1n. 2017. Secure communications in wireless network-on-chips. In Int. W. on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22709-7_2"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218630"},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE).","author":"Richter M.","key":"e_1_2_1_38_1","unstructured":"M. Richter and K. Chakrabarty . 2012. Test pin count reduction for NoC-based test delivery in multicore SOCs. In Design , Automation Test in Europe Conference Exhibition (DATE). M. Richter and K. Chakrabarty. 2012. Test pin count reduction for NoC-based test delivery in multicore SOCs. In Design, Automation Test in Europe Conference Exhibition (DATE)."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605093"},{"volume-title":"Southwest Symposium on Mixed-Signal Design.","author":"Stroud C.","key":"e_1_2_1_40_1","unstructured":"C. Stroud , J. Morton , T. Islam , and H. Alassaly . 2003. A mixed-signal built-in self-test approach for analog circuits . In Southwest Symposium on Mixed-Signal Design. C. Stroud, J. Morton, T. Islam, and H. Alassaly. 2003. A mixed-signal built-in self-test approach for analog circuits. In Southwest Symposium on Mixed-Signal Design."},{"volume-title":"IEEE\/ACM International Symposium on Networks-on-Chip (NOCS).","author":"Vashist A.","key":"e_1_2_1_41_1","unstructured":"A. Vashist , A. Ganguly , and M. Indovina . 2018. Testing WiNoC-enabled multicore chips with BIST for wireless interconnects . In IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). A. Vashist, A. Ganguly, and M. Indovina. 2018. Testing WiNoC-enabled multicore chips with BIST for wireless interconnects. In IEEE\/ACM International Symposium on Networks-on-Chip (NOCS)."},{"key":"e_1_2_1_42_1","doi-asserted-by":"crossref","unstructured":"A. Vashist A. Keats Sai Manoj P. D. and A. Ganguly. 2019. Securing a wireless network-on-chip against jamming based denial-of-service and eavesdropping attacks. IEEE Transactions on Very Large Scale Integration Systems (TVLSI) (2019).  A. Vashist A. Keats Sai Manoj P. D. and A. Ganguly. 2019. Securing a wireless network-on-chip against jamming based denial-of-service and eavesdropping attacks. IEEE Transactions on Very Large Scale Integration Systems (TVLSI) (2019).","DOI":"10.1109\/ISVLSI.2019.00065"},{"volume-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI).","author":"Vashist A.","key":"e_1_2_1_43_1","unstructured":"A. Vashist , A. Keats , Sai Manoj P. D., and A. Ganguly . 2019. Securing a wireless network-on-chip against jamming based denial-of-service attacks . In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). A. Vashist, A. Keats, Sai Manoj P. D., and A. Ganguly. 2019. Securing a wireless network-on-chip against jamming based denial-of-service attacks. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI)."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360535"},{"volume-title":"European Test Conference.","author":"Williams T. W.","key":"e_1_2_1_46_1","unstructured":"T. W. Williams and W. Daehn . 1989. Aliasing errors in multiple input signature analysis registers . In European Test Conference. T. W. Williams and W. Daehn. 1989. Aliasing errors in multiple input signature analysis registers. In European Test Conference."},{"volume-title":"A Survey of Attacks and Countermeasures in Mobile Ad Hoc Networks","author":"Wu Bing","key":"e_1_2_1_47_1","unstructured":"Bing Wu , Jianmin Chen , Jie Wu , and Mihaela Cardei . 2007. A Survey of Attacks and Countermeasures in Mobile Ad Hoc Networks . Springer US , 103--135. Bing Wu, Jianmin Chen, Jie Wu, and Mihaela Cardei. 2007. A Survey of Attacks and Countermeasures in Mobile Ad Hoc Networks. Springer US, 103--135."},{"volume-title":"Automation Test in Europe Conference Exhibition (DATE).","author":"Wu S. S.","key":"e_1_2_1_48_1","unstructured":"S. S. Wu , K. Wang , Sai Manoj P. D., T. Y. Ho , M. Yu , and H. Yu . 2014. A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I\/Os. In Design , Automation Test in Europe Conference Exhibition (DATE). S. S. Wu, K. Wang, Sai Manoj P. D., T. Y. Ho, M. Yu, and H. Yu. 2014. A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I\/Os. In Design, Automation Test in Europe Conference Exhibition (DATE)."},{"key":"e_1_2_1_49_1","first-page":"3","article-title":"An 18.7-Gb\/s 60-GHz OOK demodulator in 65-nm CMOS for wireless network-on-chip","author":"Yu X.","year":"2015","unstructured":"X. Yu , H. Rashtian , S. Mirabbasi , P. P. Pande , and D. Heo . 2015 . An 18.7-Gb\/s 60-GHz OOK demodulator in 65-nm CMOS for wireless network-on-chip . IEEE Trans. on Circuits and Systems I 62, 3 (March 2015), 799--806. X. Yu, H. Rashtian, S. Mirabbasi, P. P. Pande, and D. Heo. 2015. An 18.7-Gb\/s 60-GHz OOK demodulator in 65-nm CMOS for wireless network-on-chip. IEEE Trans. on Circuits and Systems I 62, 3 (March 2015), 799--806.","journal-title":"IEEE Trans. on Circuits and Systems"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2347919"},{"volume-title":"Int. Conf. of Cloud Computing Technologies and Applications (CloudTech).","author":"Zekri M.","key":"e_1_2_1_51_1","unstructured":"M. Zekri , S. E. Kafhali , N. Aboutabit , and Y. Saadi . 2017. DDoS attack detection using machine learning techniques in cloud computing environments . In Int. Conf. of Cloud Computing Technologies and Applications (CloudTech). M. Zekri, S. E. Kafhali, N. Aboutabit, and Y. Saadi. 2017. DDoS attack detection using machine learning techniques in cloud computing environments. In Int. Conf. of Cloud Computing Technologies and Applications (CloudTech)."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855919"},{"volume-title":"IEEE International SOC Conference.","author":"Zhao D.","key":"e_1_2_1_53_1","unstructured":"D. Zhao and Y. Wang . 2006. MTNET: Design and optimization of a wireless SOC test framework . In IEEE International SOC Conference. D. Zhao and Y. Wang. 2006. MTNET: Design and optimization of a wireless SOC test framework. In IEEE International SOC Conference."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358212","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3358212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:07Z","timestamp":1750202587000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358212"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,8]]},"references-count":53,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2019,10,31]]}},"alternative-id":["10.1145\/3358212"],"URL":"https:\/\/doi.org\/10.1145\/3358212","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2019,10,8]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}