{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:30Z","timestamp":1750220850393,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,8,28]],"date-time":"2019-08-28T00:00:00Z","timestamp":1566950400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,8,28]]},"DOI":"10.1145\/3358528.3358551","type":"proceedings-article","created":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T13:34:22Z","timestamp":1571664862000},"page":"300-305","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Optimization Methods for Computing System in Mobile CPS"],"prefix":"10.1145","author":[{"given":"Yang","family":"Zhang","sequence":"first","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"}]},{"given":"Zuocheng","family":"Xing","sequence":"additional","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"}]},{"given":"Lirui","family":"Chen","sequence":"additional","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"}]},{"given":"Qinglin","family":"Wang","sequence":"additional","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"}]},{"given":"Yufei","family":"Zhu","sequence":"additional","affiliation":[{"name":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2019,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2014.2322503"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aaspro.2015.08.041"},{"key":"e_1_3_2_1_3_1","first-page":"321","article-title":"Mechatronic approach for design and control of a hydraulic 3-dof parallel robot","author":"Hancu O.","year":"2007","unstructured":"O. Hancu , V. Maties , R. Balan , and S. Stan , \" Mechatronic approach for design and control of a hydraulic 3-dof parallel robot ,\" Annals of DAAAM & Proceedings , pp. 321 -- 323 , 2007 . O. Hancu, V. Maties, R. Balan, and S. Stan, \"Mechatronic approach for design and control of a hydraulic 3-dof parallel robot,\" Annals of DAAAM & Proceedings, pp. 321--323, 2007.","journal-title":"Annals of DAAAM & Proceedings"},{"key":"e_1_3_2_1_4_1","volume-title":"Lee & Seshia","author":"Lee E. A.","year":"2011","unstructured":"E. A. Lee and S. A. Seshia , Introduction to embedded systems: A cyber-physical systems approach . Lee & Seshia , 2011 . E. A. Lee and S. A. Seshia, Introduction to embedded systems: A cyber-physical systems approach. Lee & Seshia, 2011."},{"key":"e_1_3_2_1_5_1","first-page":"27","article-title":"Applied cyber-physical systems","volume":"2","author":"Suh S. C.","year":"2014","unstructured":"S. C. Suh , U. J. Tanik , J. N. Carbone , and A. Eroglu , \" Applied cyber-physical systems ,\" Springer , vol. 2 , p. 27 , 2014 . S. C. Suh, U. J. Tanik, J. N. Carbone, and A. Eroglu, \"Applied cyber-physical systems,\" Springer, vol. 2, p. 27, 2014.","journal-title":"Springer"},{"key":"e_1_3_2_1_6_1","unstructured":"\"https:\/\/en.wikipedia.org\/wiki\/intelligent transportation system.\"  \"https:\/\/en.wikipedia.org\/wiki\/intelligent transportation system.\""},{"key":"e_1_3_2_1_7_1","first-page":"1287","volume-title":"Cyber--physical systems: A perspective at the centennial,\" Proceedings of the IEEE","author":"Kim K.-D.","year":"2012","unstructured":"K.-D. Kim and P. R. Kumar , \" Cyber--physical systems: A perspective at the centennial,\" Proceedings of the IEEE , vol. 100 , no. Special Centennial Issue , pp. 1287 -- 1308 , 2012 . K.-D. Kim and P. R. Kumar, \"Cyber--physical systems: A perspective at the centennial,\" Proceedings of the IEEE, vol. 100, no. Special Centennial Issue, pp. 1287--1308, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2014.07.004"},{"key":"e_1_3_2_1_9_1","unstructured":"\"http:\/\/www.nvidia.com\/object\/drive-px.html.\"  \"http:\/\/www.nvidia.com\/object\/drive-px.html.\""},{"key":"e_1_3_2_1_10_1","unstructured":"\"http:\/\/nvidianews.nvidia.com\/news\/nvidia-boosts-iq-of-self-driving-cars-with-world-s-first-in-car-artificial-intelligence-supercomputer.\"  \"http:\/\/nvidianews.nvidia.com\/news\/nvidia-boosts-iq-of-self-driving-cars-with-world-s-first-in-car-artificial-intelligence-supercomputer.\""},{"key":"e_1_3_2_1_11_1","unstructured":"\"http:\/\/www.nvidia.com\/object\/pascal-architecture-whitepaper.html.\"  \"http:\/\/www.nvidia.com\/object\/pascal-architecture-whitepaper.html.\""},{"key":"e_1_3_2_1_12_1","unstructured":"\"Nvidia \"nvidia cuda c programming guide v7.5 \" 2015. available: http:\/\/developer.nvidia.com\/nvidia-gpu-computing-documentation.\"  \"Nvidia \"nvidia cuda c programming guide v7.5 \" 2015. available: http:\/\/developer.nvidia.com\/nvidia-gpu-computing-documentation.\""},{"key":"e_1_3_2_1_13_1","first-page":"173","volume-title":"Automatic and Efficient Data Host-Device Communication for Many-Core Coprocessors","author":"Ren B.","year":"2016","unstructured":"B. Ren , N. Ravi , Y. Yang , M. Feng , G. Agrawal , and S. Chakradhar , Automatic and Efficient Data Host-Device Communication for Many-Core Coprocessors . Cham : Springer International Publishing , 2016 , pp. 173 -- 190 . [Online]. Available: http:\/\/dx.doi.org\/10.1007\/978-3-319-29778-1 11 10.1007\/978-3-319-29778-1 B. Ren, N. Ravi, Y. Yang, M. Feng, G. Agrawal, and S. Chakradhar, Automatic and Efficient Data Host-Device Communication for Many-Core Coprocessors. Cham: Springer International Publishing, 2016, pp. 173--190. [Online]. Available: http:\/\/dx.doi.org\/10.1007\/978-3-319-29778-1 11"},{"key":"e_1_3_2_1_14_1","first-page":"275","article-title":"Data transfer matters for gpu computing","author":"Fujii Y.","year":"2013","unstructured":"Y. Fujii , T. Azumi , N. Nishio , S. Kato , and M. Edahiro , \" Data transfer matters for gpu computing ,\" in International Conference on Parallel and Distributed Systems , 2013 , pp. 275 -- 282 . Y. Fujii, T. Azumi, N. Nishio, S. Kato, and M. Edahiro, \"Data transfer matters for gpu computing,\" in International Conference on Parallel and Distributed Systems, 2013, pp. 275--282.","journal-title":"International Conference on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2502524.2502548"},{"key":"e_1_3_2_1_16_1","first-page":"233","volume-title":"SOSP 2011","author":"Rossbach C. J.","year":"2011","unstructured":"C. J. Rossbach , J. Currey , M. Silberstein , B. Ray , and E. Witchel , \" Ptask:operating system abstractions to manage gpus as compute devices,\" in ACM Symposium on Operating Systems Principles 2011 , SOSP 2011 , Cascais, Portugal , October , 2011 , pp. 233 -- 248 . C. J. Rossbach, J. Currey, M. Silberstein, B. Ray, and E. Witchel, \"Ptask:operating system abstractions to manage gpus as compute devices,\" in ACM Symposium on Operating Systems Principles 2011, SOSP 2011, Cascais, Portugal, October, 2011, pp. 233--248."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993516"},{"key":"e_1_3_2_1_18_1","first-page":"287","article-title":"Supporting preemptive task executions and memory copies in gpgpus","author":"Basaran C.","year":"2012","unstructured":"C. Basaran and K. D. Kang , \" Supporting preemptive task executions and memory copies in gpgpus ,\" in Euromicro Conference on Real-Time Systems , 2012 , pp. 287 -- 296 . C. Basaran and K. D. Kang, \"Supporting preemptive task executions and memory copies in gpgpus,\" in Euromicro Conference on Real-Time Systems, 2012, pp. 287--296.","journal-title":"Euromicro Conference on Real-Time Systems"},{"key":"e_1_3_2_1_19_1","first-page":"57","volume-title":"RTSS 2011","author":"Kato S.","year":"2011","unstructured":"S. Kato , K. Lakshmanan , A. Kumar , and M. Kelkar , \" Rgem: A responsive gpgpu execution model for runtime engines,\" in IEEE Real-Time Systems Symposium , RTSS 2011 , Vienna, Austria, November 29 - December , 2011 , pp. 57 -- 66 . S. Kato, K. Lakshmanan, A. Kumar, and M. Kelkar, \"Rgem: A responsive gpgpu execution model for runtime engines,\" in IEEE Real-Time Systems Symposium, RTSS 2011, Vienna, Austria, November 29 - December, 2011, pp. 57--66."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628105"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"Argo: Aging-aware gpgpu register file allocation,\" in International Conference on Hardware\/software Codesign and System Synthesis","author":"Namaki-Shoushtari M.","year":"2013","unstructured":"M. Namaki-Shoushtari , A. Rahimi , N. Dutt , and P. Gupta , \" Argo: Aging-aware gpgpu register file allocation,\" in International Conference on Hardware\/software Codesign and System Synthesis , 2013 , pp. 1 -- 9 . M. Namaki-Shoushtari, A. Rahimi, N. Dutt, and P. Gupta, \"Argo: Aging-aware gpgpu register file allocation,\" in International Conference on Hardware\/software Codesign and System Synthesis, 2013, pp. 1--9."},{"key":"e_1_3_2_1_22_1","first-page":"356","article-title":"Reducing power consumption of gpgpus through instruction reordering","author":"Aghilinasab H.","year":"2016","unstructured":"H. Aghilinasab , M. Sadrosadati , M. H. Samavatian , and H. Sarbazi-Azad , \" Reducing power consumption of gpgpus through instruction reordering ,\" in International Symposium , 2016 , pp. 356 -- 361 . H. Aghilinasab, M. Sadrosadati, M. H. Samavatian, and H. Sarbazi-Azad, \"Reducing power consumption of gpgpus through instruction reordering,\" in International Symposium, 2016, pp. 356--361.","journal-title":"International Symposium"},{"key":"e_1_3_2_1_23_1","first-page":"300","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Wang Y.","year":"2012","unstructured":"Y. Wang , S. Roy , and N. Ranganathan , \" Run-time power-gating in caches of gpus for leakage energy savings,\" in Design , Automation & Test in Europe Conference & Exhibition , 2012 , pp. 300 -- 303 . Y. Wang, S. Roy, and N. Ranganathan, \"Run-time power-gating in caches of gpus for leakage energy savings,\" in Design, Automation & Test in Europe Conference & Exhibition, 2012, pp. 300--303."},{"key":"e_1_3_2_1_24_1","first-page":"111","volume-title":"Warped gates:gating aware scheduling and power gating for gpgpus,\" in Ieee\/acm International Symposium on Microarchitecture","author":"Abdel-Majeed M.","year":"2013","unstructured":"M. Abdel-Majeed , D. Wong , and M. Annavaram , \" Warped gates:gating aware scheduling and power gating for gpgpus,\" in Ieee\/acm International Symposium on Microarchitecture , 2013 , pp. 111 -- 122 . M. Abdel-Majeed, D. Wong, and M. Annavaram, \"Warped gates:gating aware scheduling and power gating for gpgpus,\" in Ieee\/acm International Symposium on Microarchitecture, 2013, pp. 111--122."},{"key":"e_1_3_2_1_25_1","first-page":"235","volume-title":"ACM","author":"Gebhart M.","year":"2011","unstructured":"M. Gebhart , D. R. Johnson , D. Tarjan , S. W. Keckler , W. J. Dally , E. Lindholm , and K. Skadron , \" Energy-efficient mechanisms for managing thread context in throughput processors,\" in ACM SIGARCH Computer Architecture News, vol. 39, no. 3 . ACM , 2011 , pp. 235 -- 246 . M. Gebhart, D. R. Johnson, D. Tarjan, S. W. Keckler, W. J. Dally, E. Lindholm, and K. Skadron, \"Energy-efficient mechanisms for managing thread context in throughput processors,\" in ACM SIGARCH Computer Architecture News, vol. 39, no. 3. ACM, 2011, pp. 235--246."},{"key":"e_1_3_2_1_26_1","first-page":"308","volume-title":"ACM","author":"Narasiman V.","year":"2011","unstructured":"V. Narasiman , M. Shebanow , C. J. Lee , R. Miftakhutdinov , O. Mutlu , and Y. N. Patt , \" Improving gpu performance via large warps and two-level warp scheduling,\" in Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture . ACM , 2011 , pp. 308 -- 317 . V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov, O. Mutlu, and Y. N. Patt, \"Improving gpu performance via large warps and two-level warp scheduling,\" in Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 2011, pp. 308--317."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628107"},{"key":"e_1_3_2_1_28_1","first-page":"166","article-title":"Warp-based load\/store reordering to improve gpu data cache time predictability and performance","author":"Huangfu Y.","year":"2016","unstructured":"Y. Huangfu and W. Zhang , \" Warp-based load\/store reordering to improve gpu data cache time predictability and performance ,\" in IEEE International Symposium on Real-Time Distributed Computing , 2016 , pp. 166 -- 173 . Y. Huangfu and W. Zhang, \"Warp-based load\/store reordering to improve gpu data cache time predictability and performance,\" in IEEE International Symposium on Real-Time Distributed Computing, 2016, pp. 166--173.","journal-title":"IEEE International Symposium on Real-Time Distributed Computing"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337166"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967947"},{"key":"e_1_3_2_1_31_1","first-page":"407","volume-title":"IEEE Computer Society","author":"Fung W. W.","year":"2007","unstructured":"W. W. Fung , I. Sham , G. Yuan , and T. M. Aamodt , \" Dynamic warp formation and scheduling for efficient gpu control flow,\" in Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture . IEEE Computer Society , 2007 , pp. 407 -- 420 . W. W. Fung, I. Sham, G. Yuan, and T. M. Aamodt, \"Dynamic warp formation and scheduling for efficient gpu control flow,\" in Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2007, pp. 407--420."},{"key":"e_1_3_2_1_32_1","first-page":"18","volume-title":"Storage and Analysis","author":"Park J. J. K.","year":"2015","unstructured":"J. J. K. Park , Y. Park , and S. Mahlke , \" Elf: maximizing memory-level parallelism for gpus with coordinated warp and fetch scheduling,\" in International Conference for High PERFORMANCE Computing, Networking , Storage and Analysis , 2015 , p. 18 . J. J. K. Park, Y. Park, and S. Mahlke, \"Elf: maximizing memory-level parallelism for gpus with coordinated warp and fetch scheduling,\" in International Conference for High PERFORMANCE Computing, Networking, Storage and Analysis, 2015, p. 18."},{"key":"e_1_3_2_1_33_1","first-page":"1524","volume-title":"Aug 2016","author":"Zhang Y.","unstructured":"Y. Zhang , Z. Xing , L. Zhou , and C. Zhu , \" Locality protected dynamic cache allocation scheme on gpus,\" in 2016 IEEE Trustcom\/BigDataSE\/ISPA , Aug 2016 , pp. 1524 -- 1530 . Y. Zhang, Z. Xing, L. Zhou, and C. Zhu, \"Locality protected dynamic cache allocation scheme on gpus,\" in 2016 IEEE Trustcom\/BigDataSE\/ISPA, Aug 2016, pp. 1524--1530."},{"key":"e_1_3_2_1_34_1","first-page":"72","volume-title":"IEEE Computer Society","author":"Rogers T. G.","year":"2012","unstructured":"T. G. Rogers , M. O'Connor , and T. M. Aamodt , \" Cache-conscious wavefront scheduling,\" in Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture . IEEE Computer Society , 2012 , pp. 72 -- 83 . T. G. Rogers, M. O'Connor, and T. M. Aamodt, \"Cache-conscious wavefront scheduling,\" in Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2012, pp. 72--83."},{"key":"e_1_3_2_1_35_1","first-page":"99","volume-title":"ACM","author":"Rogers T. G.","year":"2013","unstructured":"T. G. Rogers , M. O. Connor , and T. M. Aamodt , \" Divergence-aware warp scheduling,\" in Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture . ACM , 2013 , pp. 99 -- 110 . T. G. Rogers, M. O. Connor, and T. M. Aamodt, \"Divergence-aware warp scheduling,\" in Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 2013, pp. 99--110."},{"key":"e_1_3_2_1_36_1","first-page":"272","volume-title":"2014 IEEE 20th International Symposium on. IEEE","author":"Jia W.","year":"2014","unstructured":"W. Jia , K. A. Shaw , and M. Martonosi , \" Mrpb: Memory request prioritization for massively parallel processors,\" in High Perfor-mance Computer Architecture (HPCA) , 2014 IEEE 20th International Symposium on. IEEE , 2014 , pp. 272 -- 283 . W. Jia, K. A. Shaw, and M. Martonosi, \"Mrpb: Memory request prioritization for massively parallel processors,\" in High Perfor-mance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on. IEEE, 2014, pp. 272--283."},{"key":"e_1_3_2_1_37_1","first-page":"343","volume-title":"IEEE Computer Society","author":"Chen X.","year":"2014","unstructured":"X. Chen , L.-W. Chang , C. I. Rodrigues , J. Lv , Z. Wang , and W.-M.Hwu, \"Adaptive cache management for energy-efficient gpu computing,\" in Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture . IEEE Computer Society , 2014 , pp. 343 -- 355 . X. Chen, L.-W. Chang, C. I. Rodrigues, J. Lv, Z. Wang, and W.-M.Hwu, \"Adaptive cache management for energy-efficient gpu computing,\" in Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2014, pp. 343--355."},{"key":"e_1_3_2_1_38_1","first-page":"25","volume-title":"Adaptive gpu cache bypassing","author":"Tian Y.","year":"2015","unstructured":"Y. Tian , S. Puthoor , J. L. Greathouse , and B. M. Beckmann , \" Adaptive gpu cache bypassing ,\" pp. 25 -- 35 , 2015 . Y. Tian, S. Puthoor, J. L. Greathouse, and B. M. Beckmann, \"Adaptive gpu cache bypassing,\" pp. 25--35, 2015."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751237"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751239"}],"event":{"name":"ICBDT2019: 2019 2nd International Conference on Big Data Technologies","sponsor":["Shandong Univ. Shandong University"],"location":"Jinan China","acronym":"ICBDT2019"},"container-title":["Proceedings of the 2nd International Conference on Big Data Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358528.3358551","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3358528.3358551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:13Z","timestamp":1750202593000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3358528.3358551"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,28]]},"references-count":40,"alternative-id":["10.1145\/3358528.3358551","10.1145\/3358528"],"URL":"https:\/\/doi.org\/10.1145\/3358528.3358551","relation":{},"subject":[],"published":{"date-parts":[[2019,8,28]]},"assertion":[{"value":"2019-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}