{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T23:15:33Z","timestamp":1763507733757,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":54,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,12,9]],"date-time":"2019-12-09T00:00:00Z","timestamp":1575849600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ONR"},{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-1703454"],"award-info":[{"award-number":["CNS-1703454"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,12,9]]},"DOI":"10.1145\/3359789.3359837","type":"proceedings-article","created":{"date-parts":[[2019,11,22]],"date-time":"2019-11-22T18:41:59Z","timestamp":1574448119000},"page":"747-761","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Speculator"],"prefix":"10.1145","author":[{"given":"Andrea","family":"Mambretti","sequence":"first","affiliation":[{"name":"Northeastern University"}]},{"given":"Matthias","family":"Neugschwandtner","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich, Rueschlikon, Switzerland"}]},{"given":"Alessandro","family":"Sorniotti","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich, Rueschlikon, Switzerland"}]},{"given":"Engin","family":"Kirda","sequence":"additional","affiliation":[{"name":"Northeastern University"}]},{"given":"William","family":"Robertson","sequence":"additional","affiliation":[{"name":"Northeastern University"}]},{"given":"Anil","family":"Kurmus","sequence":"additional","affiliation":[{"name":"IBM Research - Zurich, Rueschlikon, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2019,12,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2009. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon Processors. https:\/\/software.intel.com\/sites\/products\/collateral\/hpc\/vtune\/performance_analysis_guide.pdf.  2009. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon Processors. https:\/\/software.intel.com\/sites\/products\/collateral\/hpc\/vtune\/performance_analysis_guide.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"2017. Preliminary Processor Programming Reference (PPR) for AMD Family 17h Models 00h-0Fh Processors. http:\/\/support.amd.com\/TechDocs\/54945_PPR_Family_17h_Models_00h-0Fh.pdf.  2017. Preliminary Processor Programming Reference (PPR) for AMD Family 17h Models 00h-0Fh Processors. http:\/\/support.amd.com\/TechDocs\/54945_PPR_Family_17h_Models_00h-0Fh.pdf."},{"key":"e_1_3_2_1_3_1","unstructured":"2018. Analysis and mitigation of speculative store bypass. https:\/\/blogs.technet.microsoft.com\/srd\/2018\/05\/21\/analysis-and-mitigation-of-speculative-store-bypass-cve-2018-3639\/.  2018. Analysis and mitigation of speculative store bypass. https:\/\/blogs.technet.microsoft.com\/srd\/2018\/05\/21\/analysis-and-mitigation-of-speculative-store-bypass-cve-2018-3639\/."},{"key":"e_1_3_2_1_4_1","unstructured":"2018. Intel Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf.  2018. Intel Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf."},{"key":"e_1_3_2_1_5_1","unstructured":"2018. Intel Software Developer Manual. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm.  2018. Intel Software Developer Manual. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm."},{"key":"e_1_3_2_1_6_1","unstructured":"2018. JIT mitigations for Spectre. https:\/\/github.com\/Microsoft\/ChakraCore\/commit\/08b82b8d33e9b36c0d6628b856f280234c87ba13.  2018. JIT mitigations for Spectre. https:\/\/github.com\/Microsoft\/ChakraCore\/commit\/08b82b8d33e9b36c0d6628b856f280234c87ba13."},{"key":"e_1_3_2_1_7_1","unstructured":"2018. NetSpectre: Read Arbitrary Memory over Network. https:\/\/misc0110.net\/web\/files\/netspectre.pdf.  2018. NetSpectre: Read Arbitrary Memory over Network. https:\/\/misc0110.net\/web\/files\/netspectre.pdf."},{"key":"e_1_3_2_1_8_1","unstructured":"2018. Rogue System Register Read. https:\/\/software.intel.com\/security-software-guidance\/software-guidance\/rogue-system-register-read.  2018. Rogue System Register Read. https:\/\/software.intel.com\/security-software-guidance\/software-guidance\/rogue-system-register-read."},{"key":"e_1_3_2_1_9_1","unstructured":"2018. SPECULATIVE STORE BYPASS DISABLE.  2018. SPECULATIVE STORE BYPASS DISABLE."},{"volume-title":"Software Optimization Guide for AMD Family 17th Processors. https:\/\/developer.amd.com\/wordpress\/media\/2013\/12\/55723_SOG_Fam_17h_Processors_3.00.pdf","author":"AMD.","key":"e_1_3_2_1_10_1","unstructured":"AMD. 2017. Software Optimization Guide for AMD Family 17th Processors. https:\/\/developer.amd.com\/wordpress\/media\/2013\/12\/55723_SOG_Fam_17h_Processors_3.00.pdf . AMD. 2017. Software Optimization Guide for AMD Family 17th Processors. https:\/\/developer.amd.com\/wordpress\/media\/2013\/12\/55723_SOG_Fam_17h_Processors_3.00.pdf."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_12_1","unstructured":"Mathias Bynens. 2018. V8 Untrusted code mitigations. https:\/\/github.com\/v8\/v8\/wiki\/Untrusted-code-mitigations.  Mathias Bynens. 2018. V8 Untrusted code mitigations. https:\/\/github.com\/v8\/v8\/wiki\/Untrusted-code-mitigations."},{"key":"e_1_3_2_1_13_1","unstructured":"Chandler Carruth. 2018. Speculative Load Hardening. https:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2018-March\/122085.html.  Chandler Carruth. 2018. Speculative Load Hardening. https:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2018-March\/122085.html."},{"key":"e_1_3_2_1_14_1","unstructured":"Jonathan Corbet. 2017. KAISER: hiding the kernel from user space. https:\/\/lwn.net\/Articles\/738975\/.  Jonathan Corbet. 2017. KAISER: hiding the kernel from user space. https:\/\/lwn.net\/Articles\/738975\/."},{"key":"e_1_3_2_1_15_1","unstructured":"Arnaldo Carvalho de Melo. 2010. The New Linux 'perf' tools. http:\/\/www.linux-kongress.org\/2010\/slides\/lk2010-perf-acme.pdf.  Arnaldo Carvalho de Melo. 2010. The New Linux 'perf' tools. http:\/\/www.linux-kongress.org\/2010\/slides\/lk2010-perf-acme.pdf."},{"key":"e_1_3_2_1_16_1","volume-title":"26th USENIX Security Symposium (USENIX Security 17)","author":"Disselkoen Craig","year":"2017","unstructured":"Craig Disselkoen , David Kohlbrenner , Leo Porter , and Dean Tullsen . 2017 . Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX . In 26th USENIX Security Symposium (USENIX Security 17) . USENIX Association, Vancouver, BC, 51--67. https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/disselkoen Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In 26th USENIX Security Symposium (USENIX Security 17). USENIX Association, Vancouver, BC, 51--67. https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/disselkoen"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. of the 2006 Ottawa Linux Symposium. 269--288","author":"Eranian Stephane","year":"2006","unstructured":"Stephane Eranian . 2006 . Perfmon2: a flexible performance monitoring interface for Linux . In Proc. of the 2006 Ottawa Linux Symposium. 269--288 . Stephane Eranian. 2006. Perfmon2: a flexible performance monitoring interface for Linux. In Proc. of the 2006 Ottawa Linux Symposium. 269--288."},{"key":"e_1_3_2_1_18_1","unstructured":"Agner Fog. 2017. Test results for AMD Ryzen. https:\/\/www.agner.org\/optimize\/blog\/read.php?i=838&v=t.  Agner Fog. 2017. Test results for AMD Ryzen. https:\/\/www.agner.org\/optimize\/blog\/read.php?i=838&v=t."},{"key":"e_1_3_2_1_19_1","unstructured":"Agner Fog. 2018. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf.  Agner Fog. 2018. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf."},{"key":"e_1_3_2_1_20_1","volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium.","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2018 . Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_1_21_1","unstructured":"Richard Grisenthwaite. 2018. Cache Speculation Side-channels. https:\/\/developer.arm.com\/-\/media\/Files\/pdf\/Cache_Speculation_Side-channels.pdf.  Richard Grisenthwaite. 2018. Cache Speculation Side-channels. https:\/\/developer.arm.com\/-\/media\/Files\/pdf\/Cache_Speculation_Side-channels.pdf."},{"volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment, Juan Caballero, Urko Zurutuza, and Ricardo J","author":"Gruss Daniel","key":"e_1_3_2_1_22_1","unstructured":"Daniel Gruss , Cl\u00e9mentine Maurice , Klaus Wagner , and Stefan Mangard . 2016. Flush+Flush : A Fast and Stealthy Cache Attack . In Detection of Intrusions and Malware, and Vulnerability Assessment, Juan Caballero, Urko Zurutuza, and Ricardo J . Rodr\u00edguez (Eds.). Springer International Publishing , Cham , 279--299. Daniel Gruss, Cl\u00e9mentine Maurice, Klaus Wagner, and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In Detection of Intrusions and Malware, and Vulnerability Assessment, Juan Caballero, Urko Zurutuza, and Ricardo J. Rodr\u00edguez (Eds.). Springer International Publishing, Cham, 279--299."},{"key":"e_1_3_2_1_23_1","unstructured":"Jann Horn. 2018. Spectre v4. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528.  Jann Horn. 2018. Spectre v4. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528."},{"key":"e_1_3_2_1_24_1","unstructured":"Intel. 2018. Analysis of Speculative Execution Side Channels. https:\/\/newsroom.intel.com\/wp-content\/uploads\/sites\/11\/2018\/01\/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf.  Intel. 2018. Analysis of Speculative Execution Side Channels. https:\/\/newsroom.intel.com\/wp-content\/uploads\/sites\/11\/2018\/01\/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf."},{"volume-title":"Deep Dive: Indirect Branch Predictor Barrier. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-indirect-branch-predictor-barrier.","year":"2018","key":"e_1_3_2_1_25_1","unstructured":"Intel. 2018 . Deep Dive: Indirect Branch Predictor Barrier. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-indirect-branch-predictor-barrier. Intel. 2018. Deep Dive: Indirect Branch Predictor Barrier. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-indirect-branch-predictor-barrier."},{"volume-title":"Deep Dive: Indirect Branch Restricted Speculation. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-indirect-branch-restricted-speculation.","year":"2018","key":"e_1_3_2_1_26_1","unstructured":"Intel. 2018 . Deep Dive: Indirect Branch Restricted Speculation. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-indirect-branch-restricted-speculation. Intel. 2018. Deep Dive: Indirect Branch Restricted Speculation. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-indirect-branch-restricted-speculation."},{"volume-title":"Deep Dive: Single Thread Indirect Branch Predictors. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-single-thread-indirect-branch-predictors.","year":"2018","key":"e_1_3_2_1_27_1","unstructured":"Intel. 2018 . Deep Dive: Single Thread Indirect Branch Predictors. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-single-thread-indirect-branch-predictors. Intel. 2018. Deep Dive: Single Thread Indirect Branch Predictors. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-single-thread-indirect-branch-predictors."},{"key":"e_1_3_2_1_28_1","volume-title":"Chengyu Song, Dmitry Evtyushkin, Dmitry Ponomarev, and Nael B. Abu-Ghazaleh.","author":"Khasawneh Khaled N.","year":"2018","unstructured":"Khaled N. Khasawneh , Esmaeil Mohammadian Koruyeh , Chengyu Song, Dmitry Evtyushkin, Dmitry Ponomarev, and Nael B. Abu-Ghazaleh. 2018 . SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. CoRR ( 2018). http:\/\/arxiv.org\/abs\/1806.05179 Khaled N. Khasawneh, Esmaeil Mohammadian Koruyeh, Chengyu Song, Dmitry Evtyushkin, Dmitry Ponomarev, and Nael B. Abu-Ghazaleh. 2018. SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. CoRR (2018). http:\/\/arxiv.org\/abs\/1806.05179"},{"key":"e_1_3_2_1_29_1","unstructured":"Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative Buffer Overflows: Attacks and Defenses. https:\/\/people.csail.mit.edu\/vlk\/spectre11.pdf.  Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative Buffer Overflows: Attacks and Defenses. https:\/\/people.csail.mit.edu\/vlk\/spectre11.pdf."},{"key":"e_1_3_2_1_30_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy.","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher , Jann Horn , Anders Fogh , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy. Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy."},{"key":"e_1_3_2_1_31_1","volume-title":"Abu-Ghazaleh","author":"Koruyeh Esmaeil Mohammadian","year":"2018","unstructured":"Esmaeil Mohammadian Koruyeh , Khaled N. Khasawneh , Chengyu Song , and Nael B . Abu-Ghazaleh . 2018 . Spectre Returns! Speculation Attacks using the Return Stack Buffer. CoRR ( 2018). http:\/\/arxiv.org\/abs\/1807.07940 Esmaeil Mohammadian Koruyeh, Khaled N. Khasawneh, Chengyu Song, and Nael B. Abu-Ghazaleh. 2018. Spectre Returns! Speculation Attacks using the Return Stack Buffer. CoRR (2018). http:\/\/arxiv.org\/abs\/1807.07940"},{"key":"e_1_3_2_1_32_1","volume-title":"Lazy and Speculative Execution in Computer Systems. In ACM SIGPLAN Conference on Functional Programming.","author":"Lampson Butler W.","year":"2008","unstructured":"Butler W. Lampson . 2008 . Lazy and Speculative Execution in Computer Systems. In ACM SIGPLAN Conference on Functional Programming. Butler W. Lampson. 2008. Lazy and Speculative Execution in Computer Systems. In ACM SIGPLAN Conference on Functional Programming."},{"key":"e_1_3_2_1_33_1","unstructured":"John Levon. 2002. Oprofile. http:\/\/oprofile.sourceforge.net.  John Levon. 2002. Oprofile. http:\/\/oprofile.sourceforge.net."},{"key":"e_1_3_2_1_34_1","volume-title":"USENIX Security Symposium.","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In USENIX Security Symposium. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium."},{"volume-title":"Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy.","author":"Lowe-Power Jason","key":"e_1_3_2_1_35_1","unstructured":"Jason Lowe-Power , Venkatesh Akella , Matthew K. Farrens , Samuel T. King , and Christopher J. Nitta . 2018. Position Paper: A Case for Exposing Extra-architectural State in the ISA . In Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy. Jason Lowe-Power, Venkatesh Akella, Matthew K. Farrens, Samuel T. King, and Christopher J. Nitta. 2018. Position Paper: A Case for Exposing Extra-architectural State in the ISA. In Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_1_37_1","volume-title":"13th USENIX Workshop on Offensive Technologies (WOOT 19)","author":"Mambretti Andrea","year":"2019","unstructured":"Andrea Mambretti , Alexandra Sandulescu , Matthias Neugschwandtner , Alessandro Sorniotti , and Anil Kurmus . 2019 . Two methods for exploiting speculative control flow hijacks . In 13th USENIX Workshop on Offensive Technologies (WOOT 19) . USENIX Association, Santa Clara, CA. https:\/\/www.usenix.org\/conference\/woot19\/presentation\/mambretti Andrea Mambretti, Alexandra Sandulescu, Matthias Neugschwandtner, Alessandro Sorniotti, and Anil Kurmus. 2019. Two methods for exploiting speculative control flow hijacks. In 13th USENIX Workshop on Offensive Technologies (WOOT 19). USENIX Association, Santa Clara, CA. https:\/\/www.usenix.org\/conference\/woot19\/presentation\/mambretti"},{"key":"e_1_3_2_1_38_1","volume-title":"You Shall Not Bypass: Employing data dependencies to prevent Bounds Check Bypass. CoRR","author":"Oleksenko Oleksii","year":"2018","unstructured":"Oleksii Oleksenko , Bohdan Trach , Tobias Reiher , Mark Silberstein , and Christof Fetzer . 2018. You Shall Not Bypass: Employing data dependencies to prevent Bounds Check Bypass. CoRR ( 2018 ). http:\/\/arxiv.org\/abs\/1805.08506 Oleksii Oleksenko, Bohdan Trach, Tobias Reiher, Mark Silberstein, and Christof Fetzer. 2018. You Shall Not Bypass: Employing data dependencies to prevent Bounds Check Bypass. CoRR (2018). http:\/\/arxiv.org\/abs\/1805.08506"},{"key":"e_1_3_2_1_39_1","unstructured":"Andrew Pardoe. 2018. Spectre mitigations in MSVC. https:\/\/blogs.msdn.microsoft.com\/vcblog\/2018\/01\/15\/spectre-mitigations-in-msvc\/.  Andrew Pardoe. 2018. Spectre mitigations in MSVC. https:\/\/blogs.msdn.microsoft.com\/vcblog\/2018\/01\/15\/spectre-mitigations-in-msvc\/."},{"key":"e_1_3_2_1_40_1","unstructured":"Mikael Pettersson. 2006. PerfCtr. http:\/\/user.it.uu.se\/~mikpe\/linux\/perfctr\/.  Mikael Pettersson. 2006. PerfCtr. http:\/\/user.it.uu.se\/~mikpe\/linux\/perfctr\/."},{"key":"e_1_3_2_1_41_1","unstructured":"Sundaram Ramakesavan and Juan Rodriguez. 2016. Intel Memory Protection Extensions Enabling Guide. https:\/\/software.intel.com\/en-us\/articles\/intel-memory-protection-extensions-enabling-guide.  Sundaram Ramakesavan and Juan Rodriguez. 2016. Intel Memory Protection Extensions Enabling Guide. https:\/\/software.intel.com\/en-us\/articles\/intel-memory-protection-extensions-enabling-guide."},{"volume-title":"IEEE International Conference on Cluster Computing (CLUSTER).","author":"Rohl T.","key":"e_1_3_2_1_42_1","unstructured":"T. Rohl , J. Eitzinger , G. Hager , and G. Wellein . 2017. LIKWID Monitoring Stack: A Flexible Framework Enabling Job Specific Performance monitoring for the masses . In IEEE International Conference on Cluster Computing (CLUSTER). T. Rohl, J. Eitzinger, G. Hager, and G. Wellein. 2017. LIKWID Monitoring Stack: A Flexible Framework Enabling Job Specific Performance monitoring for the masses. In IEEE International Conference on Cluster Computing (CLUSTER)."},{"key":"e_1_3_2_1_43_1","volume-title":"Tools for High Performance Computing","author":"Terpstra Dan","year":"2009","unstructured":"Dan Terpstra , Heike Jagode , Haihang You , and Jack Dongarra . 2010. Collecting performance data with PAPI-C . In Tools for High Performance Computing 2009 . Springer , 157--173. Dan Terpstra, Heike Jagode, Haihang You, and Jack Dongarra. 2010. Collecting performance data with PAPI-C. In Tools for High Performance Computing 2009. Springer, 157--173."},{"volume-title":"Speculative Execution and Branch Prediction on Parallel Machines. In International Conference on Supercomputing.","author":"Theobald Kevin B.","key":"e_1_3_2_1_44_1","unstructured":"Kevin B. Theobald , Guang R. Gao , and Laurie J. Hendren . 1993 . Speculative Execution and Branch Prediction on Parallel Machines. In International Conference on Supercomputing. Kevin B. Theobald, Guang R. Gao, and Laurie J. Hendren. 1993. Speculative Execution and Branch Prediction on Parallel Machines. In International Conference on Supercomputing."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"e_1_3_2_1_46_1","unstructured":"Paul Turner. 2018. Retpoline: a software construct for preventing branch-target-injection. https:\/\/support.google.com\/faqs\/answer\/7625886.  Paul Turner. 2018. Retpoline: a software construct for preventing branch-target-injection. https:\/\/support.google.com\/faqs\/answer\/7625886."},{"key":"e_1_3_2_1_47_1","volume-title":"USENIX Security Symposium.","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck , Marina Minkin , Ofir Weisse , Daniel Genkin , Baris Kasikci , Frank Piessens , Mark Silberstein , Thomas F. Wenisch , Yuval Yarom , and Raoul Strackx . 2018 . Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution . In USENIX Security Symposium. Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In USENIX Security Symposium."},{"key":"e_1_3_2_1_48_1","unstructured":"Luke Wagner. 2018. Mitigations landing for new class of timing attack. https:\/\/blog.mozilla.org\/security\/2018\/01\/03\/mitigations-landing-new-class-timing-attack\/.  Luke Wagner. 2018. Mitigations landing for new class of timing attack. https:\/\/blog.mozilla.org\/security\/2018\/01\/03\/mitigations-landing-new-class-timing-attack\/."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"e_1_3_2_1_50_1","volume-title":"The 2nd International Workshop on Performance Analysis of Workload Optimized Systems, FastPath","volume":"13","author":"Weaver Vincent M","year":"2013","unstructured":"Vincent M Weaver . 2013 . Linux perf_event features and overhead . In The 2nd International Workshop on Performance Analysis of Workload Optimized Systems, FastPath , Vol. 13 . Vincent M Weaver. 2013. Linux perf_event features and overhead. In The 2nd International Workshop on Performance Analysis of Workload Optimized Systems, FastPath, Vol. 13."},{"key":"e_1_3_2_1_51_1","volume-title":"Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom.","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse , Jo Van Bulck , Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom. 2018 . https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf. Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom. 2018. https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf."},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of the 23rd USENIX Conference on Security Symposium (SEC'14)","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-channel Attack . In Proceedings of the 23rd USENIX Conference on Security Symposium (SEC'14) . USENIX Association, Berkeley, CA, USA, 719--732. http:\/\/dl.acm.org\/citation.cfm?id=2671225.2671271 Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-channel Attack. In Proceedings of the 23rd USENIX Conference on Security Symposium (SEC'14). USENIX Association, Berkeley, CA, USA, 719--732. http:\/\/dl.acm.org\/citation.cfm?id=2671225.2671271"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919635"},{"key":"e_1_3_2_1_54_1","unstructured":"Google Project Zero. 2018. Reading privileged memory with a side-channel. https:\/\/googleprojectzero.blogspot.ch\/2018\/01\/reading-privileged-memory-with-side.html.  Google Project Zero. 2018. Reading privileged memory with a side-channel. https:\/\/googleprojectzero.blogspot.ch\/2018\/01\/reading-privileged-memory-with-side.html."}],"event":{"name":"ACSAC '19: 2019 Annual Computer Security Applications Conference","acronym":"ACSAC '19","location":"San Juan Puerto Rico USA"},"container-title":["Proceedings of the 35th Annual Computer Security Applications Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3359789.3359837","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3359789.3359837","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3359789.3359837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:45:04Z","timestamp":1750203904000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3359789.3359837"}},"subtitle":["a tool to analyze speculative execution attacks and mitigations"],"short-title":[],"issued":{"date-parts":[[2019,12,9]]},"references-count":54,"alternative-id":["10.1145\/3359789.3359837","10.1145\/3359789"],"URL":"https:\/\/doi.org\/10.1145\/3359789.3359837","relation":{},"subject":[],"published":{"date-parts":[[2019,12,9]]},"assertion":[{"value":"2019-12-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}