{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:08Z","timestamp":1750220828449,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T00:00:00Z","timestamp":1570579200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,9]]},"DOI":"10.1145\/3359986.3361199","type":"proceedings-article","created":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T12:21:06Z","timestamp":1570450866000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Further sub-cycle and multi-cycle schedulling support for Bluespec Verilog"],"prefix":"10.1145","author":[{"given":"David J.","family":"Greaves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459853"},{"key":"e_1_3_2_1_2_1","volume-title":"Design Automation Conference (DAC)","author":"Bachrach J.","year":"2012","unstructured":"J. Bachrach, Huy Vo, B. Richards, Yunsup Lee, A. Waterman, R. Avizienis, J. Wawrzynek, and K. Asanovic. 2012. Chisel: Constructing hardware in a Scala embedded language. In Design Automation Conference (DAC), 2012 49th ACM\/EDAC\/IEEE. 1212--1221."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39799-8_14"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662524"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371249"},{"key":"e_1_3_2_1_7_1","volume-title":"The CSYN Verilog Compiler. In International Workshop on Field Programmable Logic, FPL'95","volume":"975","author":"Greaves D.","year":"1995","unstructured":"D. Greaves. 1995. The CSYN Verilog Compiler. In International Workshop on Field Programmable Logic, FPL'95. (Lecture Notes in Computer Science), Vol. 975. 198--207."},{"key":"e_1_3_2_1_8_1","unstructured":"David J Greaves. 2014. CBG-BSV Toy Bluespec Compiler. http:\/\/www.cl.cam.ac.uk\/~djg11\/wwwhpr\/toy-bluespec-compiler.html"},{"key":"e_1_3_2_1_9_1","unstructured":"David J Greaves. 2019. Generic Pipeline Transforms. http:\/\/www.cl.cam.ac.uk\/users\/djg11\/wwwhpr\/generic-pipeline-xforms"},{"key":"e_1_3_2_1_10_1","volume-title":"Research Note: An Open Source Bluespec Compiler. arXiv e-prints, Article arXiv:1905.03746 (May","author":"Greaves David J.","year":"2019","unstructured":"David J. Greaves. 2019. Research Note: An Open Source Bluespec Compiler. arXiv e-prints, Article arXiv:1905.03746 (May 2019), arXiv:1905.03746 pages. arXiv:cs.PL\/1905.03746"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2011.5970505"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509475"},{"key":"e_1_3_2_1_13_1","volume-title":"Correct RTL from High-Level Specifications. Formal Methods and Models for Co-Design (MEMOCODE)","author":"Nikhil Rishiyur","year":"2004","unstructured":"Rishiyur Nikhil. 2004. Bluespec SystemVerilog: Efficient, Correct RTL from High-Level Specifications. Formal Methods and Models for Co-Design (MEMOCODE) (2004)."},{"volume-title":"Proceedings of the 2005 IEEE\/ACM International Conference on Computer-aided Design (ICCAD '05)","author":"Daniel","key":"e_1_3_2_1_14_1","unstructured":"Daniel L. Rosenband and Arvind. 2005. Hardware Synthesis from Guarded Atomic Actions with Performance Specifications. In Proceedings of the 2005 IEEE\/ACM International Conference on Computer-aided Design (ICCAD '05). IEEE Computer Society, Washington, DC, USA, 784--791. http:\/\/dl.acm.org\/citation.cfm?id=1129601.1129712"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523639"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(65)90241-X"}],"event":{"name":"MEMOCODE '19: 17th ACM-IEEE International Conference on Formal Methods and Models for System Design","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"La Jolla California","acronym":"MEMOCODE '19"},"container-title":["Proceedings of the 17th ACM-IEEE International Conference on Formal Methods and Models for System Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3359986.3361199","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3359986.3361199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:27Z","timestamp":1750202007000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3359986.3361199"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,9]]},"references-count":16,"alternative-id":["10.1145\/3359986.3361199","10.1145\/3359986"],"URL":"https:\/\/doi.org\/10.1145\/3359986.3361199","relation":{},"subject":[],"published":{"date-parts":[[2019,10,9]]},"assertion":[{"value":"2019-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}