{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:23:07Z","timestamp":1773840187929,"version":"3.50.1"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T00:00:00Z","timestamp":1578528000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["#1828105"],"award-info":[{"award-number":["#1828105"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF Net-Centric Industry\/University Cooperative Research Center at UNT and its industrial members"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2020,1,31]]},"abstract":"<jats:p>For efficient placement of data in flat-address heterogeneous memory systems consisting of fast (e.g., 3D-DRAM) and slow memories (e.g., NVM), we present a hardware-based page migration technique. Unlike epoch-based approaches that migrate heavily accessed (\u201chot\u201d) pages from slow to fast memories at each epoch interval, we migrate a page immediately when it becomes hot (\u201con-the-fly\u201d), using hardware in user-transparent manner and with minimal OS intervention. The management of physical addresses due to page relocation becomes cumbersome and requires costly OS intervention. We use a small hardware remap table to keep track of new physical addresses of the migrated pages. This limits address reconciliation to occur only at periodic evictions of old remap entries. Also, we propose a hardware-orchestrated light-weight address reconciliation process. For our studied heterogeneous memory system, on-the-fly page migration with hardware-assisted address reconciliation provides 74% and 24% IPC improvements, on average for a set of SPEC CPU2006 workloads when compared to a baseline without any page migration and a system with on-the-fly page migration using OS-based address reconciliation, respectively.<\/jats:p>\n          <jats:p>Furthermore, we present an analytical model for classifying applications as page migration friendly (applications that show performance gains from page migration) or unfriendly based on memory access behavior.<\/jats:p>","DOI":"10.1145\/3364179","type":"journal-article","created":{"date-parts":[[2020,4,4]],"date-time":"2020-04-04T03:05:24Z","timestamp":1585969524000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["On-the-fly Page Migration and Address Reconciliation for Heterogeneous Memory Systems"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9980-9720","authenticated-orcid":false,"given":"Mahzabeen","family":"Islam","sequence":"first","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shashank","family":"Adavally","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Scrbak","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna","family":"Kavi","sequence":"additional","affiliation":[{"name":"University of North Texas, Denton, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,1,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.38"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the Linux Symposium. Citeseer, 47--54","author":"Bird Tim","year":"2009"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597924"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IPDPS (keynote presentation).","author":"Borkar Shekhar","year":"2013"},{"key":"e_1_2_1_5_1","volume-title":"Bovet and Marco Cesati","author":"Daniel","year":"2005"},{"key":"e_1_2_1_6_1","unstructured":"Brilliant.org.2018. Bloom Filter. Retrieved from https:\/\/brilliant.org\/wiki\/bloom-filter\/.  Brilliant.org.2018. Bloom Filter. Retrieved from https:\/\/brilliant.org\/wiki\/bloom-filter\/."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.06.012"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 47th IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 1--12","author":"Chou Chiachen"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2490301.2451157"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628085"},{"key":"e_1_2_1_11_1","unstructured":"US Department Of Energy. 2018. ECP Proxy Application Suite. Retrieved from https:\/\/proxyapps.exascaleproject.org\/ecp-proxy-apps-suite\/.  US Department Of Energy. 2018. ECP Proxy Application Suite. Retrieved from https:\/\/proxyapps.exascaleproject.org\/ecp-proxy-apps-suite\/."},{"key":"e_1_2_1_12_1","unstructured":"Harish Patil. 2018. PinPlay. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/program-recordreplay-toolkit.  Harish Patil. 2018. PinPlay. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/program-recordreplay-toolkit."},{"key":"e_1_2_1_13_1","unstructured":"M. Heroux and S. Hammond. 2015. MiniFE: Finite element solver. https:\/\/portal.nersc.gov\/project\/CAL\/designforward.htm#MiniFE.  M. Heroux and S. Hammond. 2015. MiniFE: Finite element solver. https:\/\/portal.nersc.gov\/project\/CAL\/designforward.htm#MiniFE."},{"key":"e_1_2_1_14_1","unstructured":"HMC Consortium HMCC. 2018. Hybrid Memory Cube Consortium. Retrieved from http:\/\/hybridmemorycube.org\/.  HMC Consortium HMCC. 2018. Hybrid Memory Cube Consortium. Retrieved from http:\/\/hybridmemorycube.org\/."},{"key":"e_1_2_1_15_1","doi-asserted-by":"crossref","unstructured":"R. D. Hornung J. A. Keasler and M. B. Gokhale. 2011. Hydrodynamics Challenge Problem. Technical Report. Lawrence Livermore National Lab (LLNL) Livermore CA.  R. D. Hornung J. A. Keasler and M. B. Gokhale. 2011. Hydrodynamics Challenge Problem. Technical Report. Lawrence Livermore National Lab (LLNL) Livermore CA.","DOI":"10.2172\/1117905"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54999-6_10"},{"key":"e_1_2_1_17_1","unstructured":"Joint Electron Devices Engineering Council JEDEC. 2018. 3D ICs. Retrieved from http:\/\/www.jedec.org\/category\/technology-focus-area\/3d-ics-0.  Joint Electron Devices Engineering Council JEDEC. 2018. 3D ICs. Retrieved from http:\/\/www.jedec.org\/category\/technology-focus-area\/3d-ics-0."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485957"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.07.009"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the Symposium on High Performance Chips (HC\u201914)","author":"Kim Joonyoung","year":"2014"},{"key":"e_1_2_1_23_1","volume-title":"Ramulator: A fast and extensible DRAM simulator. DOI:10.1109\/LCA.2015.2414456","author":"Kim Yoongu","year":"2015"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 51st IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"Kotra Jagadish B."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Meswani Mitesh R."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the 3rd IEEE International Advance Computing Conference (IACC\u201913)","author":"Mishra Vipul Kumar"},{"key":"e_1_2_1_27_1","volume-title":"Germann","author":"Mohd-Yusof Jamaludin","year":"2013"},{"key":"e_1_2_1_28_1","volume-title":"IA-64 Linux Kernel: Design and Implementation","author":"Mosberger David"},{"key":"e_1_2_1_29_1","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar Naveen","year":"2009","journal-title":"HP Laboratories"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Nair Prashant J."},{"key":"e_1_2_1_31_1","unstructured":"Numonyx. 2009. Phase Change Memory. Retrieved from http:\/\/www.pdl.cmu.edu\/SDI\/2009\/slides\/Numonyx.pdf.  Numonyx. 2009. Phase Change Memory. Retrieved from http:\/\/www.pdl.cmu.edu\/SDI\/2009\/slides\/Numonyx.pdf."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 50th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201917)","author":"O\u2019Connor Mike"},{"key":"e_1_2_1_33_1","unstructured":"Osnat Levi. 2018. Pin\u2014A Dynamic Binary Instrumentation Tool. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool.  Osnat Levi. 2018. Pin\u2014A Dynamic Binary Instrumentation Tool. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool."},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917)","author":"Prodromou Andreas"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 45th IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 235--246","author":"Moinuddin"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416643"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2009.5289173"},{"key":"e_1_2_1_42_1","volume-title":"SPEC CPU 2006","year":"2015"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/CoDIT.2018.8394925"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the International Symposium on Memory Systems. ACM, 167--178","author":"Su ChunYi"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715118"},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the Conference on the Role of Reactor Physics toward a Sustainable Future (PHYSOR\u201914)","author":"Tramm John R.","year":"2014"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911)","author":"Villavieja Carlos"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124555"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3364179","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3364179","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3364179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:26Z","timestamp":1750203866000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3364179"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,9]]},"references-count":48,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1,31]]}},"alternative-id":["10.1145\/3364179"],"URL":"https:\/\/doi.org\/10.1145\/3364179","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,9]]},"assertion":[{"value":"2019-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-01-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}