{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:38:50Z","timestamp":1781887130989,"version":"3.54.5"},"reference-count":138,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,1,30]],"date-time":"2020-01-30T00:00:00Z","timestamp":1580342400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union's Horizon 2020 research and innovation programme","award":["780215"],"award-info":[{"award-number":["780215"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2020,4,30]]},"abstract":"<jats:p>Technological and architectural improvements have been constantly required to sustain the demand of faster and cheaper computers. However, CMOS down-scaling is suffering from three technology walls: leakage wall, reliability wall, and cost wall. On top of that, a performance increase due to architectural improvements is also gradually saturating due to three well-known architecture walls: memory wall, power wall, and instruction-level parallelism (ILP) wall. Hence, a lot of research is focusing on proposing and developing new technologies and architectures. In this article, we present a comprehensive classification of memory-centric computing architectures; it is based on three metrics: computation location, level of parallelism, and used memory technology. The classification not only provides an overview of existing architectures with their pros and cons but also unifies the terminology that uniquely identifies these architectures and highlights the potential future architectures that can be further explored. Hence, it sets up a direction for future research in the field.<\/jats:p>","DOI":"10.1145\/3365837","type":"journal-article","created":{"date-parts":[[2020,3,2]],"date-time":"2020-03-02T22:50:06Z","timestamp":1583189406000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["A Classification of Memory-Centric Computing"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4618-7371","authenticated-orcid":false,"given":"Hoang Anh Du","family":"Nguyen","sequence":"first","affiliation":[{"name":"Delft University of Technology, Delft, the Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jintao","family":"Yu","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, the Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muath Abu","family":"Lebdeh","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, the Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, the Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, the Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Inter-university Micro-Electronics Center (IMEC)"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,1,30]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750386"},{"key":"e_1_2_1_3_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE'16)","author":"Alves Marco A. Z.","year":"2016"},{"key":"e_1_2_1_4_1","volume-title":"Francis Birck Moreira, and Philippe Olivier Alexandre Navaux","author":"Zanata Alves Marco Antonio","year":"2015"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the 24th International Workshop on Logic 8 Synthesis (IWLS\u201915)","author":"Amar\u00fa Luca","year":"2015"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3323439.3323989"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2084470"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38905-4_7"},{"key":"e_1_2_1_9_1","volume-title":"Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201917)","author":"Bhattacharjee Debjyoti"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2017.07.007"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.72"},{"key":"e_1_2_1_14_1","volume-title":"Memristive switches enable stateful logic operations via material implication. Nature 464, 7290","author":"Borghetti Julien","year":"2010"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201370054"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_2_1_21_1","volume-title":"PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In ACM SIGARCH Computer Architecture News","author":"Chi Ping","year":"2016"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CAMP.2000.875989"},{"key":"e_1_2_1_23_1","volume-title":"Marco A. Z. Alves, Antonio C. S. Beck, and Luigi Carro.","author":"de Lima Joao Paulo C.","year":"2018"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4939-1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203479"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2690571"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20060352"},{"key":"e_1_2_1_29_1","volume-title":"Neural cache: Bit-serial in-cache acceleration of deep neural networks. arXiv preprint arXiv:1805.03718","author":"Eckert Charles","year":"2018"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2333735"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211117"},{"key":"e_1_2_1_33_1","first-page":"20","article-title":"Intel AVX: New frontiers in performance improvements and energy efficiency","volume":"19","author":"Firasta Nadeem","year":"2008","journal-title":"Intel White Paper"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1966.5273"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1781769"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"e_1_2_1_38_1","volume-title":"Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201916)","author":"Gaillardon Pierre-Emmanuel"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.01"},{"key":"e_1_2_1_41_1","volume-title":"Akram Boukai, Yuri Bunimovich, Ezekiel Johnston-Halperin, Erica DeIonno, Yi Luo, Bonnie A. Sheriff, Ke Xu, Young Shik Shin, et al.","author":"Green Jonathan E.","year":"2007"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.59913"},{"key":"e_1_2_1_43_1","first-page":"824","article-title":"Computing Device for Big Data Applications Using Memristors","volume":"9","author":"Hamdioui Said","year":"2017","journal-title":"US Patent"},{"key":"e_1_2_1_44_1","volume-title":"Mottaqiallah Taouil, Abu Sebastian, Manuel Le Gallo, Sandeep Pande, Siebren Schaafsma, Francky Catthoor, Shidhartha Das, Fernando G. Redondo, et al.","author":"Hamdioui Said","year":"2019"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the 2015 Design, Automation 8 Test in Europe Conference 8 Exhibition. EDA Consortium, 1718--1725","author":"Hamdioui Said","year":"2015"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1117\/1.602060"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568411"},{"key":"e_1_2_1_49_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2011"},{"key":"e_1_2_1_50_1","unstructured":"HMC. 2018. Hybrid Memory Cube Specification 2.1. Retrieved from http:\/\/hybridmemorycube.org\/.  HMC. 2018. Hybrid Memory Cube Specification 2.1. Retrieved from http:\/\/hybridmemorycube.org\/."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_2_1_52_1","volume-title":"IEEE International Conference on the Science of Electrical Engineering (ICSEE\u201916)","author":"Hur Rotem Ben","year":"2016"},{"key":"e_1_2_1_53_1","unstructured":"IBM. 2014. Power 4 - The First Multi-Core 1GHz Processor.  IBM. 2014. Power 4 - The First Multi-Core 1GHz Processor."},{"key":"e_1_2_1_54_1","unstructured":"ITRS. 2010. ITRS ERD Report. Retrieved from http:\/\/www.itrs.net.  ITRS. 2010. ITRS ERD Report. Retrieved from http:\/\/www.itrs.net."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/6.755442"},{"key":"e_1_2_1_56_1","volume-title":"Computing in memory with spin-transfer torque magnetic RAM. arXiv preprint arXiv:1703.02118","author":"Jain Shubham","year":"2017"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_2_1_58_1","volume-title":"11th IEEE International Conference on Communication Technology","author":"Jianwu Zhang","year":"2008"},{"key":"e_1_2_1_59_1","volume-title":"Intelligent Memory Systems","author":"Judd David"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/293016.293021"},{"key":"e_1_2_1_65_1","volume-title":"Embedded DRAM development: Technology, physical design, and application issues","author":"Keitel-Schulz Doris","year":"2001"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938111"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1296907.1296909"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774892"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418035"},{"key":"e_1_2_1_76_1","volume-title":"Memristor Networks","author":"Lehtonen Eero"},{"key":"e_1_2_1_77_1","volume-title":"2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201916)","author":"John"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1667615"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1541943"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339673"},{"key":"e_1_2_1_86_1","unstructured":"Ariel Maislos et al. 2011. A new era in embedded Flash memory. In Flash Memory Summit.  Ariel Maislos et al. 2011. A new era in embedded Flash memory. In Flash Memory Summit."},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951895"},{"key":"e_1_2_1_91_1","first-page":"53","article-title":"GP-SIMD processing-in-memory","volume":"11","author":"Morad Amir","year":"2015","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/2845084"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2435018"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_2_1_96_1","volume-title":"Proceedings of 5th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies.","author":"H. Noyes","year":"2014"},{"key":"e_1_2_1_97_1","unstructured":"NVIDIA. 2012. Tesla K20X GPU Accelerator Board Specification.  NVIDIA. 2012. Tesla K20X GPU Accelerator Board Specification."},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279387"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_100_1","volume-title":"Berkeley EECS Annual Research Symposium (BEARS), College of Engineering, UC Berkeley, US.","author":"Patterson David A.","year":"2006"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl025584c"},{"key":"e_1_2_1_104_1","unstructured":"R. M. Ramanathan. 2006. Intel\u00ae multi-core processors. In Making the Move to Quad-Core and Beyond.  R. M. Ramanathan. 2006. Intel\u00ae multi-core processors. In Making the Move to Quad-Core and Beyond."},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2014.139"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2013.6851050"},{"key":"e_1_2_1_108_1","volume-title":"Moore","author":"Sankaralingam Karthikeyan","year":"2003"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_2_1_110_1","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 273--287","author":"Seshadri Vivek"},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.42"},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"e_1_2_1_114_1","volume-title":"2015 IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Siemon A."},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.86786"},{"key":"e_1_2_1_118_1","volume-title":"Computing with hysteretic resistor crossbars. Applied Physics A: Materials Science 8 Processing 80, 6","author":"Snider G.","year":"2005"},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_2_1_122_1","volume-title":"French","author":"Suh Jinwoo","year":"2003"},{"key":"e_1_2_1_123_1","volume-title":"Smith","author":"Thistle Mark R.","year":"1988"},{"key":"e_1_2_1_124_1","volume-title":"Levy","author":"Tullsen Dean M.","year":"1995"},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927483"},{"key":"e_1_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2016.31"},{"key":"e_1_2_1_127_1","first-page":"4","article-title":"Endurance-aware cache line management for non-volatile caches","volume":"11","author":"Wang Jue","year":"2014","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744896"},{"key":"e_1_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2012.6652"},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"e_1_2_1_131_1","volume-title":"International Conference on ICECE Technology","author":"Wong Stephan","year":"2008"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"e_1_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"e_1_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2885752"},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"e_1_2_1_137_1","doi-asserted-by":"crossref","unstructured":"Leonid Yavits Shahar Kvatinsky Amir Morad and Ran Ginosar. 2015. Resistive associative processor. In CAL.  Leonid Yavits Shahar Kvatinsky Amir Morad and Ran Ginosar. 2015. Resistive associative processor. In CAL.","DOI":"10.1109\/LCA.2014.2374597"},{"key":"e_1_2_1_138_1","unstructured":"Jintao Yu Lei Xie Mottaqiallah Taouil and Said Hamdioui. 2018. Memristive devices for computation-in-memory. In Design Automation and Test in Europe (DATE\u201918).  Jintao Yu Lei Xie Mottaqiallah Taouil and Said Hamdioui. 2018. Memristive devices for computation-in-memory. In Design Automation and Test in Europe (DATE\u201918)."},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004313"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3365837","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3365837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:36Z","timestamp":1750202616000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3365837"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,30]]},"references-count":138,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,4,30]]}},"alternative-id":["10.1145\/3365837"],"URL":"https:\/\/doi.org\/10.1145\/3365837","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,30]]},"assertion":[{"value":"2018-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-01-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}