{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T03:30:36Z","timestamp":1764646236770,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,1,15]],"date-time":"2020-01-15T00:00:00Z","timestamp":1579046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2020,1,31]]},"abstract":"<jats:p>An FPGA-based Network-on-Chip (NoC) using a low-latency router with a look-ahead bypass (LBNoC) is discussed in this article. The proposed design targets the optimized area with improved network performance. The techniques such as single-cycle router bypass, adaptive routing module, parallel Virtual Channel (VC), and Switch allocation, combined virtual cut through and wormhole switching, have been employed in the design of the LBNoC router. The LBNoC router is parameterizable with the network topology, traffic patterns, routing algorithms, buffer depth, buffer width, number of VCs, and I\/O ports being configurable. A table-based routing algorithm has been employed to support the design of custom topologies. The input buffer modules of NoC router have been mapped on the FPGA Block RAM hard blocks to utilize resources efficiently. The LBNoC architecture consumes 4.5% and 27.1% fewer hardware resources than the ProNoC and CONNECT NoC architectures. The average packet latency of the LBNoC NoC architecture is 30% and 15% lower than the CONNECT and ProNoC architectures. The LBNoC architecture is 1.15\u00d7 and 1.18\u00d7 faster than the ProNoC and CONNECT NoC frameworks.<\/jats:p>","DOI":"10.1145\/3365994","type":"journal-article","created":{"date-parts":[[2020,1,16]],"date-time":"2020-01-16T03:52:07Z","timestamp":1579146727000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["LBNoC"],"prefix":"10.1145","volume":"25","author":[{"given":"Khyamling","family":"Parane","sequence":"first","affiliation":[{"name":"SPARK Lab, Dept. of CSE, NIT Karnataka, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prabhu Prasad B","family":"M","sequence":"additional","affiliation":[{"name":"SPARK Lab, Dept. of CSE, NIT Karnataka, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[{"name":"SPARK Lab, Dept. of CSE, NIT Karnataka, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,1,15]]},"reference":[{"volume-title":"Proceedings of the 30th International IEEE Conference on Computer Design (ICCD\u201912)","author":"Becker Daniel U.","key":"e_1_2_1_2_1","unstructured":"Daniel U. Becker , Nan Jiang , George Michelogiannakis , and William J. Dally . 2012. Adaptive backpressure: Efficient buffer management for on-chip networks . In Proceedings of the 30th International IEEE Conference on Computer Design (ICCD\u201912) . 419--426. Daniel U. Becker, Nan Jiang, George Michelogiannakis, and William J. Dally. 2012. Adaptive backpressure: Efficient buffer management for on-chip networks. In Proceedings of the 30th International IEEE Conference on Computer Design (ICCD\u201912). 419--426."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201915)","author":"Chu Thiem Van","key":"e_1_2_1_3_1","unstructured":"Thiem Van Chu , S. Sato , and K. Kise . 2015. Ultra-fast NoC emulation on a single FPGA . In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201915) . 1--8. Thiem Van Chu, S. Sato, and K. Kise. 2015. Ultra-fast NoC emulation on a single FPGA. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201915). 1--8."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"volume-title":"Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)","author":"Dally W. J.","key":"e_1_2_1_5_1","unstructured":"W. J. Dally and B. Towles . 2001. Route packets, not wires: on-chip interconnection networks . In Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232) . 684--689. DOI:10.1109\/DAC.2001.156225 10.1109\/DAC.2001.156225 W. J. Dally and B. Towles. 2001. Route packets, not wires: on-chip interconnection networks. In Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232). 684--689. DOI:10.1109\/DAC.2001.156225"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"e_1_2_1_7_1","volume-title":"Open Source Network-on-Chip Router RTL. Retrieved","author":"Stanford Concurrent VLSI Architecture Group","year":"2014","unstructured":"Stanford Concurrent VLSI Architecture Group . 2012. Open Source Network-on-Chip Router RTL. Retrieved October 2014 from https:\/\/nocs.stanford.edu\/cgi-bin\/trac.cgi\/wiki\/Resources\/Route. Stanford Concurrent VLSI Architecture Group. 2012. Open Source Network-on-Chip Router RTL. Retrieved October 2014 from https:\/\/nocs.stanford.edu\/cgi-bin\/trac.cgi\/wiki\/Resources\/Route."},{"volume-title":"Proceedings of the 42st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-42)","author":"Hayenga Mitchell","key":"e_1_2_1_8_1","unstructured":"Mitchell Hayenga , Natalie D. Enright Jerger , and Mikko H. Lipasti . 2009. SCARAB: A single cycle adaptive routing and bufferless network . In Proceedings of the 42st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-42) . 244--254. Mitchell Hayenga, Natalie D. Enright Jerger, and Mikko H. Lipasti. 2009. SCARAB: A single cycle adaptive routing and bufferless network. In Proceedings of the 42st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-42). 244--254."},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 2012 VIII Southern Conference on Programmable Logic. 1--6. DOI:https:\/\/doi.org\/10","author":"Heck G.","year":"2012","unstructured":"G. Heck , R. Guazzelli , F. Moraes , N. Calazans , and R. Soares . 2012. HardNoC: A platform to validate networks on chip through FPGA prototyping . In Proceedings of the 2012 VIII Southern Conference on Programmable Logic. 1--6. DOI:https:\/\/doi.org\/10 .1109\/SPL. 2012 .6211781 10.1109\/SPL.2012.6211781 G. Heck, R. Guazzelli, F. Moraes, N. Calazans, and R. Soares. 2012. HardNoC: A platform to validate networks on chip through FPGA prototyping. In Proceedings of the 2012 VIII Southern Conference on Programmable Logic. 1--6. DOI:https:\/\/doi.org\/10.1109\/SPL.2012.6211781"},{"volume-title":"Proceedings of the International Workshop on Network on Chip Architectures (NoCArc\u201910)","author":"Hestness Joel","key":"e_1_2_1_10_1","unstructured":"Joel Hestness , Boris Grot , and Stephen W. Keckler . 2010. Netrace: Dependency-driven trace-based network-on-chip simulation . In Proceedings of the International Workshop on Network on Chip Architectures (NoCArc\u201910) . ACM, New York, NY, 31--36. Joel Hestness, Boris Grot, and Stephen W. Keckler. 2010. Netrace: Dependency-driven trace-based network-on-chip simulation. In Proceedings of the International Workshop on Network on Chip Architectures (NoCArc\u201910). ACM, New York, NY, 31--36."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916)","author":"Kamali H. M.","key":"e_1_2_1_11_1","unstructured":"H. M. Kamali and S. Hessabi . 2016. AdapNoC: A fast and flexible FPGA-based NoC simulator . In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916) . 1--8. H. M. Kamali and S. Hessabi. 2016. AdapNoC: A fast and flexible FPGA-based NoC simulator. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916). 1--8."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250681"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the 2011 IEEE International International System-on-Chip Conference (SOC\u201911)","author":"Lu Y.","year":"2011","unstructured":"Y. Lu , J. McCanny , and S. Sezer . 2011. Exploring virtual-channel architecture in FPGA based networks-on-chip . In Proceedings of the 2011 IEEE International International System-on-Chip Conference (SOC\u201911) . 302--307. DOI:https:\/\/doi.org\/10.1109\/SOCC. 2011 .6085089 10.1109\/SOCC.2011.6085089 Y. Lu, J. McCanny, and S. Sezer. 2011. Exploring virtual-channel architecture in FPGA based networks-on-chip. In Proceedings of the 2011 IEEE International International System-on-Chip Conference (SOC\u201911). 302--307. DOI:https:\/\/doi.org\/10.1109\/SOCC.2011.6085089"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/570836"},{"key":"e_1_2_1_16_1","volume-title":"Maurizio Palesi, and Muhammad N. Marsono.","author":"Monemi Alireza","year":"2017","unstructured":"Alireza Monemi , Jia Wei Tang , Maurizio Palesi, and Muhammad N. Marsono. 2017 . ProNoC. Microprocess. Microsyst. 54, C ( 2017), 60--74. DOI:10.1016\/j.micpro.2017.08.007 10.1016\/j.micpro.2017.08.007 Alireza Monemi, Jia Wei Tang, Maurizio Palesi, and Muhammad N. Marsono. 2017. ProNoC. Microprocess. Microsyst. 54, C (2017), 60--74. DOI:10.1016\/j.micpro.2017.08.007"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006717"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2768177.2768182"},{"volume-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-39)","author":"Nicopoulos Chrysostomos","key":"e_1_2_1_20_1","unstructured":"Chrysostomos Nicopoulos , Dongkook Park , Jongman Kim , Narayanan Vijaykrishnan , Mazin S. Yousif , and Chita R. Das . 2006. ViChaR: A Dynamic virtual channel regulator for network-on-chip routers . In Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-39) . 333--346. Chrysostomos Nicopoulos, Dongkook Park, Jongman Kim, Narayanan Vijaykrishnan, Mazin S. Yousif, and Chita R. Das. 2006. ViChaR: A Dynamic virtual channel regulator for network-on-chip routers. In Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-39). 333--346."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.378"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619502025"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECCT.2018.8482386"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID'18)","author":"Parane K.","year":"2018","unstructured":"K. Parane , B. Talawar , and Prabhu Prasad B. M. 2018 . YaNoC: Yet another network-on-chip simulation acceleration engine using FPGAs . In Proceedings of the 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID'18) . 67--72. DOI:https:\/\/doi.org\/10.1109\/VLSID.2018.39 10.1109\/VLSID.2018.39 K. Parane, B. Talawar, and Prabhu Prasad B. M. 2018. YaNoC: Yet another network-on-chip simulation acceleration engine using FPGAs. In Proceedings of the 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID'18). 67--72. DOI:https:\/\/doi.org\/10.1109\/VLSID.2018.39"},{"volume-title":"Proceedings of the 6th International Symposium on High-Performance Computer Architecture. 73--84","author":"Peh Li-Shiuan","key":"e_1_2_1_25_1","unstructured":"Li-Shiuan Peh and William J. Dally . 2000. Flit-reservation flow control . In Proceedings of the 6th International Symposium on High-Performance Computer Architecture. 73--84 . Li-Shiuan Peh and William J. Dally. 2000. Flit-reservation flow control. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture. 73--84."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the IEEE Symposium on High Performance Computer Architecture (HPCA\u201911)","author":"Pellauer M.","year":"2011","unstructured":"M. Pellauer , M. Adler , M. Kinsy , A. Parashar , and J. Emer . 2011. HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing . In Proceedings of the IEEE Symposium on High Performance Computer Architecture (HPCA\u201911) . 406--417. DOI:https:\/\/doi.org\/10.1109\/HPCA. 2011 .5749747 10.1109\/HPCA.2011.5749747 M. Pellauer, M. Adler, M. Kinsy, A. Parashar, and J. Emer. 2011. HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing. In Proceedings of the IEEE Symposium on High Performance Computer Architecture (HPCA\u201911). 406--417. DOI:https:\/\/doi.org\/10.1109\/HPCA.2011.5749747"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741764"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919)","author":"Prasad Prabhu B. M.","year":"2019","unstructured":"Prabhu B. M. Prasad , Khyamling Parane , and Basavaraj Talawar . 2019 . High-performance nocs employing the DSP48E1 blocks of the xilinx FPGAs . In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919) . 163--169. Prabhu B. M. Prasad, Khyamling Parane, and Basavaraj Talawar. 2019. High-performance nocs employing the DSP48E1 blocks of the xilinx FPGAs. In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919). 163--169."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110550"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2018.8703884"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.5"},{"volume-title":"Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip (NOCS\u201911)","author":"Wang Danyao","key":"e_1_2_1_34_1","unstructured":"Danyao Wang , Natalie Enright Jerger , and J. Gregory Steffan . 2011. DART: A programmable architecture for noc simulation on FPGAs . In Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip (NOCS\u201911) . ACM, New York, NY, 145--152. Danyao Wang, Natalie Enright Jerger, and J. Gregory Steffan. 2011. DART: A programmable architecture for noc simulation on FPGAs. In Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip (NOCS\u201911). ACM, New York, NY, 145--152."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406932"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618484"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3365994","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3365994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:07Z","timestamp":1750268947000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3365994"}},"subtitle":["Design of Low-latency Router Architecture with Lookahead Bypass for Network-on-Chip Using FPGA"],"short-title":[],"issued":{"date-parts":[[2020,1,15]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1,31]]}},"alternative-id":["10.1145\/3365994"],"URL":"https:\/\/doi.org\/10.1145\/3365994","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2020,1,15]]},"assertion":[{"value":"2019-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-01-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}