{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:45Z","timestamp":1772725065726,"version":"3.50.1"},"reference-count":194,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2019,12,17]],"date-time":"2019-12-17T00:00:00Z","timestamp":1576540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2019,12,17]]},"abstract":"<jats:p>It has become increasingly difficult to understand the complex interactions between modern applications and main memory, composed of Dynamic Random Access Memory (DRAM) chips. Manufacturers are now selling and proposing many different types of DRAM, with each DRAM type catering to different needs (e.g., high throughput, low power, high memory density). At the same time, memory access patterns of prevalent and emerging applications are rapidly diverging, as these applications manipulate larger data sets in very different ways. As a result, the combined DRAM-workload behavior is often difficult to intuitively determine today, which can hinder memory optimizations in both hardware and software. In this work, we identify important families of workloads, as well as prevalent types of DRAM chips, and rigorously analyze the combined DRAM-workload behavior. To this end, we perform a comprehensive experimental study of the interaction between nine different DRAM types and 115 modern applications and multiprogrammed workloads. We draw 12 key observations from our characterization, enabled in part by our development of new metrics that take into account contention between memory requests due to hardware design. Notably, we find that (1) newer DRAM technologies such as DDR4 and HMC often do not outperform older technologies such as DDR3, due to higher access latencies and, also in the case of HMC, poor exploitation of locality; (2) there is no single memory type that can effectively cater to all of the components of a heterogeneous system (e.g., GDDR5 significantly outperforms other memories for multimedia acceleration, while HMC significantly outperforms other memories for network acceleration); and (3) there is still a strong need to lower DRAM latency, but unfortunately the current design trend of commodity DRAM is toward higher latencies to obtain other benefits. We hope that the trends we identify can drive optimizations in both hardware and software design. To aid further study, we open-source our extensively-modified simulator, as well as a benchmark suite containing our applications.<\/jats:p>","DOI":"10.1145\/3366708","type":"journal-article","created":{"date-parts":[[2019,12,18]],"date-time":"2019-12-18T13:21:11Z","timestamp":1576675271000},"page":"1-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Demystifying Complex Workload-DRAM Interactions"],"prefix":"10.1145","volume":"3","author":[{"given":"Saugata","family":"Ghose","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Tianshi","family":"Li","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Nastaran","family":"Hajinazar","sequence":"additional","affiliation":[{"name":"Simon Fraser University &amp; ETH Z\u00fcrich, Burnaby, BC, Canada"}]},{"given":"Damla Senol","family":"Cali","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich &amp; Carnegie Mellon University, Z\u00fcrich, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2019,12,17]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Advanced Micro Devices Inc. \u201cHigh Bandwidth Memory (HBM) DRAM \u201d 2013.  Advanced Micro Devices Inc. \u201cHigh Bandwidth Memory (HBM) DRAM \u201d 2013."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133970"},{"key":"e_1_2_1_3_1","volume-title":"SC","author":"Ahn J.","year":"2009"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.166"},{"key":"e_1_2_1_5_1","unstructured":"Apache Foundation \u201cApache Hadoop \u201d http:\/\/hadoop.apache.org\/.  Apache Foundation \u201cApache Hadoop \u201d http:\/\/hadoop.apache.org\/."},{"key":"e_1_2_1_6_1","unstructured":"Apache Foundation \u201cApache HTTP Server Project \u201d http:\/\/www.apache.org\/.  Apache Foundation \u201cApache HTTP Server Project \u201d http:\/\/www.apache.org\/."},{"key":"e_1_2_1_7_1","volume-title":"ISCA","author":"Ausavarungnirun R.","year":"2012"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557153"},{"key":"e_1_2_1_11_1","volume-title":"CAN","author":"Binkert N.","year":"2011"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"e_1_2_1_13_1","unstructured":"Canonical Ltd. \u201cUbuntu 14.04 LTS (Trusty Tahr) \u201d http:\/\/releases.ubuntu.com\/14.04\/ 2014.  Canonical Ltd. \u201cUbuntu 14.04 LTS (Trusty Tahr) \u201d http:\/\/releases.ubuntu.com\/14.04\/ 2014."},{"key":"e_1_2_1_14_1","unstructured":"Canonical Ltd. \u201cUbuntu 16.04 LTS (Xenial Xerus) \u201d http:\/\/releases.ubuntu.com\/16.04\/ 2016.  Canonical Ltd. \u201cUbuntu 16.04 LTS (Xenial Xerus) \u201d http:\/\/releases.ubuntu.com\/16.04\/ 2016."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2616820"},{"key":"e_1_2_1_16_1","unstructured":"K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn and K. Goossens \u201cDRAMPower: Open-Source DRAM Power & Energy Estimation Tool \u201d http:\/\/www.drampower.info.  K. Chandrasekar C. Weis Y. Li S. Goossens M. Jung O. Naji B. Akesson N. Wehn and K. Goossens \u201cDRAMPower: Open-Source DRAM Power & Energy Estimation Tool \u201d http:\/\/www.drampower.info."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"},{"key":"e_1_2_1_20_1","volume-title":"Carnegie Mellon Univ.","author":"Chang K. K.","year":"2017"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0265"},{"key":"e_1_2_1_23_1","volume-title":"SC","author":"Chatterjee N.","year":"2014"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"e_1_2_1_26_1","volume-title":"ISCA","author":"Chou Y.","year":"2004"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_2_1_28_1","volume-title":"ISCA","author":"Cuppu V.","year":"1999"},{"key":"e_1_2_1_29_1","author":"Cuppu V.","year":"2001","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_2_1_30_1","volume-title":"ISCA","author":"Cuppu V.","year":"2001"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196136"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_2_1_34_1","volume-title":"OSDI","author":"Dean J.","year":"2004"},{"key":"e_1_2_1_35_1","volume-title":"ISCA","author":"Desikan R.","year":"2001"},{"key":"e_1_2_1_36_1","volume-title":"VLDB","author":"Difallah D. E.","year":"2004"},{"key":"e_1_2_1_37_1","volume-title":"TCAD","author":"Dong X.","year":"2012"},{"key":"e_1_2_1_38_1","unstructured":"Dormando \u201cMemcached: High-Performance Distributed Memory Object Caching System \u201d http:\/\/memcached.org\/.  Dormando \u201cMemcached: High-Performance Distributed Memory Object Caching System \u201d http:\/\/memcached.org\/."},{"key":"e_1_2_1_39_1","volume-title":"ISCA","author":"Ebrahimi E.","year":"2011"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"e_1_2_1_41_1","volume-title":"SAMOS","author":"Endo F. A.","year":"2014"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_2_1_43_1","volume-title":"The Workshop on Media and Stream Processors","author":"Fritts J.","year":"2002"},{"key":"e_1_2_1_44_1","volume-title":"ISCA","author":"Ghose S.","year":"2013"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219661"},{"key":"e_1_2_1_46_1","volume-title":"SC","author":"Giridhar B.","year":"2013"},{"key":"e_1_2_1_47_1","volume-title":"ASPLOS WACI","author":"Glew A.","year":"1998"},{"key":"e_1_2_1_48_1","volume-title":"DATE","author":"Gomony M. D.","year":"2012"},{"key":"e_1_2_1_49_1","volume-title":"JILP","author":"Hamerly G.","year":"2005"},{"key":"e_1_2_1_50_1","volume-title":"ISCA","author":"Hassan H.","year":"2019"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454152"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_2_1_55_1","unstructured":"Hewlett-Packard \u201cNetperf: A Network Performance Benchmark (Rev. 2.1) \u201d 1996.  Hewlett-Packard \u201cNetperf: A Network Performance Benchmark (Rev. 2.1) \u201d 1996."},{"key":"e_1_2_1_56_1","unstructured":"U. Holzle and L. A. Barroso The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines .hskip 1em plus 0.5em minus 0.4emrelax Morgan & Claypool 2009.  U. Holzle and L. A. Barroso The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines .hskip 1em plus 0.5em minus 0.4emrelax Morgan & Claypool 2009."},{"key":"e_1_2_1_57_1","volume-title":"MICRO","author":"Hur I.","year":"2004"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_2_1_59_1","unstructured":"Hybrid Memory Cube Consortium \u201cHybrid Memory Cube Specification 2.1 \u201d 2015.  Hybrid Memory Cube Consortium \u201cHybrid Memory Cube Specification 2.1 \u201d 2015."},{"key":"e_1_2_1_60_1","unstructured":"IBM Corp. POWER9 Processor RegistersSpecification Vol. 3 May 2017.  IBM Corp. POWER9 Processor RegistersSpecification Vol. 3 May 2017."},{"key":"e_1_2_1_61_1","unstructured":"Intel Corp. \u201cProduct Specification: Inteltextsuperscript\u00ae Core#8482; i7--2600K \u201d https:\/\/ark.intel.com\/products\/52214\/.  Intel Corp. \u201cProduct Specification: Inteltextsuperscript\u00ae Core#8482; i7--2600K \u201d https:\/\/ark.intel.com\/products\/52214\/."},{"key":"e_1_2_1_62_1","unstructured":"Intel Corp. \u201cProduct Specification: Inteltextsuperscript\u00ae Core#8482; i7--975 Processor Extreme Edition \u201d https:\/\/ark.intel.com\/products\/37153\/.  Intel Corp. \u201cProduct Specification: Inteltextsuperscript\u00ae Core#8482; i7--975 Processor Extreme Edition \u201d https:\/\/ark.intel.com\/products\/37153\/."},{"key":"e_1_2_1_63_1","unstructured":"Intel Corp. \u201cProduct Specification: Inteltextsuperscript\u00ae Xeontextsuperscript\u00ae Processor E5--2630 v4 \u201d https:\/\/ark.intel.com\/products\/92981\/.  Intel Corp. \u201cProduct Specification: Inteltextsuperscript\u00ae Xeontextsuperscript\u00ae Processor E5--2630 v4 \u201d https:\/\/ark.intel.com\/products\/92981\/."},{"key":"e_1_2_1_64_1","unstructured":"Intel Corp. 7th Generation Inteltextsuperscript\u00ae Processor Families for S Platforms and Inteltextsuperscript\u00ae Core#8482; X-Series Processor Family Datasheet Vol. 1 December 2018.  Intel Corp. 7th Generation Inteltextsuperscript\u00ae Processor Families for S Platforms and Inteltextsuperscript\u00ae Core#8482; X-Series Processor Family Datasheet Vol. 1 December 2018."},{"key":"e_1_2_1_65_1","unstructured":"Intel Corp. Inteltextsuperscript\u00ae Xeontextsuperscript\u00ae Processor E5--1600\/2400\/2600\/4600 (E5-Product Family) Product Families Datasheet Vol. 2 May 2018.  Intel Corp. Inteltextsuperscript\u00ae Xeontextsuperscript\u00ae Processor E5--1600\/2400\/2600\/4600 (E5-Product Family) Product Families Datasheet Vol. 2 May 2018."},{"key":"e_1_2_1_66_1","unstructured":"IOzone Lab \u201cIOzone Filesystem Benchmark \u201d http:\/\/www.iozone.org\/ 2016.  IOzone Lab \u201cIOzone Filesystem Benchmark \u201d http:\/\/www.iozone.org\/ 2016."},{"key":"e_1_2_1_67_1","volume-title":"ISCA","author":"Ipek E.","year":"2008"},{"key":"e_1_2_1_68_1","volume-title":"MICRO","author":"Isen C.","year":"2009"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_2_1_70_1","unstructured":"JEDEC Solid State Technology Assn. JESD206: FBDIMM Architecture and Protocol January 2007.  JEDEC Solid State Technology Assn. JESD206: FBDIMM Architecture and Protocol January 2007."},{"key":"e_1_2_1_71_1","unstructured":"JEDEC Solid State Technology Assn. JESD79--2F: DDR2 SDRAM Standard November 2009.  JEDEC Solid State Technology Assn. JESD79--2F: DDR2 SDRAM Standard November 2009."},{"key":"e_1_2_1_72_1","unstructured":"JEDEC Solid State Technology Assn. JESD229: Wide I\/O Single Data Rate (Wide I\/O SDR) Standard December 2011.  JEDEC Solid State Technology Assn. JESD229: Wide I\/O Single Data Rate (Wide I\/O SDR) Standard December 2011."},{"key":"e_1_2_1_73_1","unstructured":"JEDEC Solid State Technology Assn. JESD79--3F: DDR3 SDRAM Standard July 2012.  JEDEC Solid State Technology Assn. JESD79--3F: DDR3 SDRAM Standard July 2012."},{"key":"e_1_2_1_74_1","unstructured":"JEDEC Solid State Technology Assn. JESD235: High Bandwidth Memory (HBM) DRAM October 2013.  JEDEC Solid State Technology Assn. JESD235: High Bandwidth Memory (HBM) DRAM October 2013."},{"key":"e_1_2_1_75_1","unstructured":"JEDEC Solid State Technology Assn. JESD229--2: Wide I\/O 2 (WideIO2) Standard August 2014.  JEDEC Solid State Technology Assn. JESD229--2: Wide I\/O 2 (WideIO2) Standard August 2014."},{"key":"e_1_2_1_76_1","unstructured":"JEDEC Solid State Technology Assn. JESD209--3C: Low Power Double Data Rate 3 (LPDDR3) Standard August 2015.  JEDEC Solid State Technology Assn. JESD209--3C: Low Power Double Data Rate 3 (LPDDR3) Standard August 2015."},{"key":"e_1_2_1_77_1","unstructured":"JEDEC Solid State Technology Assn. JESD212C: Graphics Double Data Rate (GDDR5) SGRAM Standard February 2016.  JEDEC Solid State Technology Assn. JESD212C: Graphics Double Data Rate (GDDR5) SGRAM Standard February 2016."},{"key":"e_1_2_1_78_1","unstructured":"JEDEC Solid State Technology Assn. JESD209--4B: Low Power Double Data Rate 4 (LPDDR4) Standard March 2017.  JEDEC Solid State Technology Assn. JESD209--4B: Low Power Double Data Rate 4 (LPDDR4) Standard March 2017."},{"key":"e_1_2_1_79_1","unstructured":"JEDEC Solid State Technology Assn. JESD79--4B: DDR4 SDRAM Standard June 2017.  JEDEC Solid State Technology Assn. JESD79--4B: DDR4 SDRAM Standard June 2017."},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228513"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901468"},{"key":"e_1_2_1_83_1","volume-title":"The Memory Forum","author":"Kang U.","year":"2014"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_2_1_87_1","volume-title":"CAL","author":"Khan S.","year":"2016"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_2_1_89_1","volume-title":"PACT","author":"Kim G.","year":"2013"},{"key":"e_1_2_1_90_1","volume-title":"ISSCC","author":"Kim J. S.","year":"2011"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"e_1_2_1_94_1","volume-title":"HPCA","author":"Kim Y.","year":"2010"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_2_1_96_1","volume-title":"CAL","author":"Kim Y.","year":"2015"},{"key":"e_1_2_1_97_1","volume-title":"ISCA","author":"Kim Y.","year":"2014"},{"key":"e_1_2_1_98_1","volume-title":"ISCA","author":"Kim Y.","year":"2012"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830830"},{"key":"e_1_2_1_101_1","unstructured":"K. Lawton B. Denney and C. Bothamy \u201cThe Bochs IA-32 emulator project \u201d http:\/\/bochs.sourceforge.net 2006.  K. Lawton B. Denney and C. Bothamy \u201cThe Bochs IA-32 emulator project \u201d http:\/\/bochs.sourceforge.net 2006."},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078533"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"e_1_2_1_107_1","volume-title":"Carnegie Mellon Univ.","author":"Lee D.","year":"2016"},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_2_1_110_1","volume-title":"HPCA","author":"Lee D.","year":"2013"},{"key":"e_1_2_1_111_1","volume-title":"Computer","author":"Lefurgy C.","year":"2003"},{"key":"e_1_2_1_112_1","unstructured":"Lenovo Group Ltd. \u201cIntel Xeon Scalable Family Balanced Memory Configurations \u201d https:\/\/lenovopress.com\/lp0742.pdf 2017.  Lenovo Group Ltd. \u201cIntel Xeon Scalable Family Balanced Memory Configurations \u201d https:\/\/lenovopress.com\/lp0742.pdf 2017."},{"key":"e_1_2_1_113_1","volume-title":"SC","author":"Li A.","year":"2017"},{"key":"e_1_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240315"},{"key":"e_1_2_1_115_1","volume-title":"ISCA","author":"Liu J.","year":"2012"},{"key":"e_1_2_1_116_1","volume-title":"ISCA","author":"Liu J.","year":"2013"},{"key":"e_1_2_1_117_1","volume-title":"ISCA","author":"Loh G. H.","year":"2008"},{"key":"e_1_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_119_1","volume-title":"ISPASS","author":"Luo K.","year":"2001"},{"key":"e_1_2_1_120_1","volume-title":"ISCA","author":"Malladi K. T.","year":"2012"},{"key":"e_1_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_2_1_122_1","volume-title":"TCCA Newsletter","author":"McCalpin J. D.","year":"1995"},{"key":"e_1_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_2_1_124_1","unstructured":"Micron Technology Inc. Technical Note TN-46--12: Mobile DRAM Power-Saving Features and Calculations May 2009 https:\/\/www.micron.com\/ \/media\/documents\/products\/technical-note\/dram\/tn4612.pdf.  Micron Technology Inc. Technical Note TN-46--12: Mobile DRAM Power-Saving Features and Calculations May 2009 https:\/\/www.micron.com\/ \/media\/documents\/products\/technical-note\/dram\/tn4612.pdf."},{"key":"e_1_2_1_125_1","unstructured":"Micron Technology Inc. \u201cDDR3 SDRAM Verilog Model v. 1.74 \u201d https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/sim-model\/dram\/ddr3\/ddr3-sdram-verilog-model.zip 2015.  Micron Technology Inc. \u201cDDR3 SDRAM Verilog Model v. 1.74 \u201d https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/sim-model\/dram\/ddr3\/ddr3-sdram-verilog-model.zip 2015."},{"key":"e_1_2_1_126_1","unstructured":"Micron Technology Inc. 178-Ball 2E0F Mobile LPDDR3 SDRAM Data Sheet April 2016.  Micron Technology Inc. 178-Ball 2E0F Mobile LPDDR3 SDRAM Data Sheet April 2016."},{"key":"e_1_2_1_127_1","unstructured":"Micron Technology Inc. 2Gb: x4 x8 x16 DDR3 SDRAM Data Sheet February 2016.  Micron Technology Inc. 2Gb: x4 x8 x16 DDR3 SDRAM Data Sheet February 2016."},{"key":"e_1_2_1_128_1","unstructured":"Micron Technology Inc. 200-Ball Z01M LPDDR4 SDRAM Automotive Data Sheet May 2018.  Micron Technology Inc. 200-Ball Z01M LPDDR4 SDRAM Automotive Data Sheet May 2018."},{"key":"e_1_2_1_129_1","unstructured":"Micron Technology Inc. 4Gb: x4 x8 x16 DDR4 SDRAM Data Sheet June 2018.  Micron Technology Inc. 4Gb: x4 x8 x16 DDR4 SDRAM Data Sheet June 2018."},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400799"},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168945"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_2_1_133_1","volume-title":"TC","author":"Murphy R. C.","year":"2007"},{"key":"e_1_2_1_134_1","volume-title":"DATE","author":"Mutlu O.","year":"2017"},{"key":"e_1_2_1_135_1","volume-title":"ISCA","author":"Mutlu O.","year":"2008"},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_2_1_137_1","volume-title":"ISCA","author":"Mutlu O.","year":"2005"},{"key":"e_1_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.5555\/1116644.1116665"},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"e_1_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_2_1_143_1","unstructured":"NVIDIA Corp. \u201cGeForce GTX 480: Specifications \u201d https:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-480\/specifications.  NVIDIA Corp. \u201cGeForce GTX 480: Specifications \u201d https:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-480\/specifications."},{"key":"e_1_2_1_144_1","unstructured":"NXP Semiconductors \u201cQorIQ Processing Platforms: 64-Bit Multicore SoCs \u201d https:\/\/www.nxp.com\/products\/processors-and-microcontrollers\/applications-processors\/qoriq-platforms:QORIQ_HOME.  NXP Semiconductors \u201cQorIQ Processing Platforms: 64-Bit Multicore SoCs \u201d https:\/\/www.nxp.com\/products\/processors-and-microcontrollers\/applications-processors\/qoriq-platforms:QORIQ_HOME."},{"key":"e_1_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"e_1_2_1_146_1","volume-title":"ISCA","author":"Patel M.","year":"2017"},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750404"},{"key":"e_1_2_1_148_1","volume-title":"HC","author":"Pawlowski J. T.","year":"2011"},{"key":"e_1_2_1_149_1","unstructured":"S. Pelley \u201catomic-memory-trace \u201d https:\/\/github.com\/stevenpelley\/atomic-memory-trace 2013.  S. Pelley \u201catomic-memory-trace \u201d https:\/\/github.com\/stevenpelley\/atomic-memory-trace 2013."},{"key":"e_1_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1145\/2812806"},{"key":"e_1_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_2_1_152_1","volume-title":"ISCA","author":"Qureshi M. K.","year":"2006"},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818955"},{"key":"e_1_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"e_1_2_1_155_1","volume-title":"ISCA","author":"Rixner S.","year":"2000"},{"key":"e_1_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_2_1_159_1","unstructured":"SAFARI Research Group \u201cGPGPUSim  SAFARI Research Group \u201cGPGPUSim"},{"key":"e_1_2_1_160_1","unstructured":"Ramulator -- GitHub Repository \u201d https:\/\/github.com\/Carnegie Mellon University-SAFARI\/GPGPUSim-Ramulator.  Ramulator -- GitHub Repository \u201d https:\/\/github.com\/Carnegie Mellon University-SAFARI\/GPGPUSim-Ramulator."},{"key":"e_1_2_1_161_1","unstructured":"SAFARI Research Group \u201cMemBen: A Memory Benchmark Suite for Ramulator -- GitHub Repository \u201d https:\/\/github.com\/Carnegie Mellon University-SAFARI\/MemBen.  SAFARI Research Group \u201cMemBen: A Memory Benchmark Suite for Ramulator -- GitHub Repository \u201d https:\/\/github.com\/Carnegie Mellon University-SAFARI\/MemBen."},{"key":"e_1_2_1_162_1","unstructured":"SAFARI Research Group \u201cRamulator: A DRAM Simulator -- GitHub Repository \u201d https:\/\/github.com\/Carnegie Mellon University-SAFARI\/ramulator.  SAFARI Research Group \u201cRamulator: A DRAM Simulator -- GitHub Repository \u201d https:\/\/github.com\/Carnegie Mellon University-SAFARI\/ramulator."},{"key":"e_1_2_1_163_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_2_1_164_1","volume-title":"ISCA","author":"Seshadri V.","year":"2014"},{"key":"e_1_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_2_1_166_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_2_1_167_1","volume-title":"Advances in Computers, 2020","author":"Seshadri V.","year":"1905"},{"key":"e_1_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"e_1_2_1_169_1","unstructured":"SK Hynix Inc. 2Gb (64Mx32) GDDR5 SGRAM Data Sheet November 2011.  SK Hynix Inc. 2Gb (64Mx32) GDDR5 SGRAM Data Sheet November 2011."},{"key":"e_1_2_1_170_1","volume-title":"ASPLOS","author":"Snavely A.","year":"2000"},{"key":"e_1_2_1_171_1","volume-title":"ISCA","author":"Son Y. H.","year":"2013"},{"key":"e_1_2_1_172_1","volume-title":"SC","author":"Sridharan V.","year":"2013"},{"key":"e_1_2_1_173_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_2_1_174_1","unstructured":"Standard Performance Evaluation Corp. \u201cSPEC CPU2006 Benchmarks \u201d http:\/\/www.spec.org\/cpu2006\/.  Standard Performance Evaluation Corp. \u201cSPEC CPU2006 Benchmarks \u201d http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_2_1_176_1","volume-title":"ISCA","author":"Stuecheli J.","year":"2010"},{"key":"e_1_2_1_177_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"e_1_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"e_1_2_1_179_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCS.2014.27"},{"key":"e_1_2_1_180_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2014.6968745"},{"key":"e_1_2_1_181_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783760"},{"key":"e_1_2_1_182_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"e_1_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_2_1_184_1","unstructured":"United States Department of Energy \u201cCORAL Benchmark Codes \u201d https:\/\/asc.llnl.gov\/CORAL-benchmarks\/ 2014.  United States Department of Energy \u201cCORAL Benchmark Codes \u201d https:\/\/asc.llnl.gov\/CORAL-benchmarks\/ 2014."},{"key":"e_1_2_1_185_1","unstructured":"United States Department of Energy \u201cCORAL-2 Benchmarks \u201d https:\/\/asc.llnl.gov\/coral-2-benchmarks\/ 2017.  United States Department of Energy \u201cCORAL-2 Benchmarks \u201d https:\/\/asc.llnl.gov\/coral-2-benchmarks\/ 2017."},{"key":"e_1_2_1_186_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847255"},{"key":"e_1_2_1_187_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_2_1_188_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"e_1_2_1_189_1","volume-title":"HPCA","author":"Ware M.","year":"2010"},{"key":"e_1_2_1_190_1","volume-title":"ISCA","author":"Yoon D. H.","year":"2012"},{"key":"e_1_2_1_191_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_2_1_192_1","volume-title":"Linux Magazine","author":"Zawodny J.","year":"2009"},{"key":"e_1_2_1_193_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"e_1_2_1_194_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_2_1_195_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_2_1_196_1","volume-title":"TC","author":"Zheng H.","year":"2010"},{"key":"e_1_2_1_197_1","volume-title":"HPCA","author":"Zhu Z.","year":"2005"},{"key":"e_1_2_1_198_1","volume-title":"U.S. Patent No. 5,630,096","author":"Zuravleff W.","year":"1997"}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3366708","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3366708","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3366708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:39Z","timestamp":1750203879000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3366708"}},"subtitle":["An Experimental Study"],"short-title":[],"issued":{"date-parts":[[2019,12,17]]},"references-count":194,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,12,17]]}},"alternative-id":["10.1145\/3366708"],"URL":"https:\/\/doi.org\/10.1145\/3366708","relation":{},"ISSN":["2476-1249"],"issn-type":[{"value":"2476-1249","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12,17]]},"assertion":[{"value":"2019-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}