{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:52Z","timestamp":1772725612408,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,1,15]],"date-time":"2020-01-15T00:00:00Z","timestamp":1579046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,1,15]]},"DOI":"10.1145\/3368474.3368491","type":"proceedings-article","created":{"date-parts":[[2019,12,17]],"date-time":"2019-12-17T13:31:42Z","timestamp":1576589502000},"page":"22-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Enhancing a manycore-oriented compressed cache for GPGPU"],"prefix":"10.1145","author":[{"given":"Keitaro","family":"Oka","sequence":"first","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Kawakami","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teruo","family":"Tanimoto","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takatsugu","family":"Ono","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,1,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2014 ACM\/IEEE International Symposium on Computer Architecture (ISCA). 145--156","author":"Arelakis A.","unstructured":"A. Arelakis and P. Stenstrom . 2014. SC2: A statistical compression cache scheme . In 2014 ACM\/IEEE International Symposium on Computer Architecture (ISCA). 145--156 . A. Arelakis and P. Stenstrom. 2014. SC2: A statistical compression cache scheme. In 2014 ACM\/IEEE International Symposium on Computer Architecture (ISCA). 145--156."},{"key":"e_1_3_2_1_2_1","volume-title":"LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 221--234","author":"Arunkumar A.","unstructured":"A. Arunkumar , S. Lee , V. Soundararajan , and C. Wu . 2018 . LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 221--234 . A. Arunkumar, S. Lee, V. Soundararajan, and C. Wu. 2018. LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 221--234."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760766"},{"key":"e_1_3_2_1_4_1","volume-title":"2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 163--174","author":"Bakhoda A.","unstructured":"A. Bakhoda , G. L. Yuan , W. W. L. Fung , H. Wong , and T. M. Aamodt . 2009. Analyzing CUDA workloads using a detailed GPU simulator . In 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 163--174 . A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 163--174."},{"key":"e_1_3_2_1_5_1","volume-title":"2009 IEEE International Symposium on Workload Characterization (IISWC). 44--54","author":"Che S.","unstructured":"S. Che , M. Boyer , J. Meng , D. Tarjan , J. W. Sheaffer , S. H. Lee , and K. Skadron . 2009. Rodinia: A benchmark suite for heterogeneous computing . In 2009 IEEE International Symposium on Workload Characterization (IISWC). 44--54 . S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S. H. Lee, and K. Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In 2009 IEEE International Symposium on Workload Characterization (IISWC). 44--54."},{"key":"e_1_3_2_1_6_1","volume-title":"Improving Cache Management Policies Using Dynamic Reuse Distances. In 2012 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 389--400","author":"Duong N.","unstructured":"N. Duong , D. Zhao , T. Kim , R. Cammarota , M. Valero , and A. V. Veidenbaum . 2012 . Improving Cache Management Policies Using Dynamic Reuse Distances. In 2012 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 389--400 . N. Duong, D. Zhao, T. Kim, R. Cammarota, M. Valero, and A. V. Veidenbaum. 2012. Improving Cache Management Policies Using Dynamic Reuse Distances. In 2012 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 389--400."},{"key":"e_1_3_2_1_7_1","unstructured":"Hynix Semiconductor. 2009. 1Gb (32Mx32) GDDR5 SGRAM H5GQ1H24AFR.  Hynix Semiconductor. 2009. 1Gb (32Mx32) GDDR5 SGRAM H5GQ1H24AFR."},{"key":"e_1_3_2_1_8_1","volume-title":"Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In 2016 ACM\/IEEE International Symposium on Computer Architecture (ISCA). 329--340","author":"Kim J.","unstructured":"J. Kim , M. Sullivan , E. Choukse , and M. Erez . 2016 . Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In 2016 ACM\/IEEE International Symposium on Computer Architecture (ISCA). 329--340 . J. Kim, M. Sullivan, E. Choukse, and M. Erez. 2016. Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. In 2016 ACM\/IEEE International Symposium on Computer Architecture (ISCA). 329--340."},{"key":"e_1_3_2_1_9_1","volume-title":"2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1119--1128","author":"Lal S.","unstructured":"S. Lal , J. Lucas , and B. Juurlink . 2017. E⁁2MC: Entropy Encoding Based Memory Compression for GPUs . In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1119--1128 . S. Lal, J. Lucas, and B. Juurlink. 2017. E⁁2MC: Entropy Encoding Based Memory Compression for GPUs. In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1119--1128."},{"key":"e_1_3_2_1_10_1","volume-title":"Many-Thread Aware Prefetching Mechanisms for GPGPU Applications. In 2010 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 213--224","author":"Lee Jaekyu","year":"2010","unstructured":"Jaekyu Lee , Nagesh B. Lakshminarayana , Hyesoon Kim , and Richard Vuduc . 2010 . Many-Thread Aware Prefetching Mechanisms for GPGPU Applications. In 2010 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 213--224 . Jaekyu Lee, Nagesh B. Lakshminarayana, Hyesoon Kim, and Richard Vuduc. 2010. Many-Thread Aware Prefetching Mechanisms for GPGPU Applications. In 2010 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 213--224."},{"key":"e_1_3_2_1_11_1","unstructured":"N. Muralimanohar R. Balasubramonian and N. P. Jouppi. 2009. Cacti 6.0: A tool to model large caches.  N. Muralimanohar R. Balasubramonian and N. P. Jouppi. 2009. Cacti 6.0: A tool to model large caches."},{"key":"e_1_3_2_1_12_1","volume-title":"2011 Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 308--317","author":"Narasiman V.","unstructured":"V. Narasiman , M. Shebanow , C. J. Lee , R. Miftakhutdinov , O. Mutlu , and Y. N. Patt . 2011. Improving GPU performance via large warps and two-level warp scheduling . In 2011 Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 308--317 . V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov, O. Mutlu, and Y. N. Patt. 2011. Improving GPU performance via large warps and two-level warp scheduling. In 2011 Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 308--317."},{"key":"e_1_3_2_1_13_1","volume-title":"2015 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 76--88","author":"Nguyen T. M.","unstructured":"T. M. Nguyen and D. Wentzlaff . 2015. MORC: A manycore-oriented compressed cache . In 2015 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 76--88 . T. M. Nguyen and D. Wentzlaff. 2015. MORC: A manycore-oriented compressed cache. In 2015 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 76--88."},{"key":"e_1_3_2_1_14_1","unstructured":"NVIDIA. 2011. CUDA C\/C++ SDK Code Samples.  NVIDIA. 2011. CUDA C\/C++ SDK Code Samples."},{"key":"e_1_3_2_1_15_1","unstructured":"NVIDIA. 2012. NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110.  NVIDIA. 2012. NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110."},{"key":"e_1_3_2_1_16_1","unstructured":"NVIDIA. 2019. GeForce GTX 480 Architecture. https:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-480\/architecture.  NVIDIA. 2019. GeForce GTX 480 Architecture. https:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-480\/architecture."},{"key":"e_1_3_2_1_17_1","volume-title":"2016 ACM\/IEEE International Symposium on Microarchitecture (MICRO). 1--12","author":"Panda B.","unstructured":"B. Panda and A. Seznec . 2016. Dictionary sharing: An efficient cache compression scheme for compressed caches . In 2016 ACM\/IEEE International Symposium on Microarchitecture (MICRO). 1--12 . B. Panda and A. Seznec. 2016. Dictionary sharing: An efficient cache compression scheme for compressed caches. In 2016 ACM\/IEEE International Symposium on Microarchitecture (MICRO). 1--12."},{"key":"e_1_3_2_1_18_1","volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 188--200","author":"Pekhimenko G.","unstructured":"G. Pekhimenko , E. Bolotin , N. Vijaykumar , O. Mutlu , T. C. Mowry , and S. W. Keckler . 2016. A case for toggle-aware compression for GPU systems . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 188--200 . G. Pekhimenko, E. Bolotin, N. Vijaykumar, O. Mutlu, T. C. Mowry, and S. W. Keckler. 2016. A case for toggle-aware compression for GPU systems. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 188--200."},{"key":"e_1_3_2_1_19_1","volume-title":"Cache-Conscious Wavefront Scheduling. In 2012 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 72--83","author":"Rogers T. G.","unstructured":"T. G. Rogers , M. O Connor , and T. M. Aamodt . 2012 . Cache-Conscious Wavefront Scheduling. In 2012 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 72--83 . T. G. Rogers, M. OConnor, and T. M. Aamodt. 2012. Cache-Conscious Wavefront Scheduling. In 2012 IEEE\/ACM International Symposium on Microarchitecture (MICRO). 72--83."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976740"},{"key":"e_1_3_2_1_21_1","volume-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing. Technical Report","author":"Stratton John A","year":"2012","unstructured":"John A Stratton , Christopher I. Rodrigues , I. Sung , Nady Obeid , L. Chang , Nasser Anssari , Daniel Liu , and W Hwu . 2012 . Parboil: A revised benchmark suite for scientific and commercial throughput computing. Technical Report . Center for Reliable and High-Performance Computing . John A Stratton, Christopher I. Rodrigues, I. Sung, Nady Obeid, L. Chang, Nasser Anssari, Daniel Liu, and W Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Technical Report. Center for Reliable and High-Performance Computing."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the Workshop on Biomedicine in Computing: Systems, Architectures, and Circuits. 1--4.","author":"Szafaryn Lukasz G","year":"2009","unstructured":"Lukasz G Szafaryn , Kevin Skadron , and Jeffrey J Saucerman . 2009 . Experiences accelerating MATLAB systems biology applications . In Proceedings of the Workshop on Biomedicine in Computing: Systems, Architectures, and Circuits. 1--4. Lukasz G Szafaryn, Kevin Skadron, and Jeffrey J Saucerman. 2009. Experiences accelerating MATLAB systems biology applications. In Proceedings of the Workshop on Biomedicine in Computing: Systems, Architectures, and Circuits. 1--4."},{"key":"e_1_3_2_1_23_1","volume-title":"2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). 41--53","author":"Vijaykumar N.","unstructured":"N. Vijaykumar , G. Pekhimenko , A. Jog , A. Bhowmick , R. Ausavarungnirun , C. Das , M. Kandemir , T. C. Mowry , and O. Mutlu . 2015. A case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling flexible data compression with assist warps . In 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). 41--53 . N. Vijaykumar, G. Pekhimenko, A. Jog, A. Bhowmick, R. Ausavarungnirun, C. Das, M. Kandemir, T. C. Mowry, and O. Mutlu. 2015. A case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling flexible data compression with assist warps. In 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). 41--53."},{"key":"e_1_3_2_1_24_1","volume-title":"2015 IEEE International Symposium on High Performance Computer Architecture (HPCA). 76--88","author":"Xie X.","unstructured":"X. Xie , Y. Liang , Y. Wang , G. Sun , and T. Wang . 2015. Coordinated static and dynamic cache bypassing for GPUs . In 2015 IEEE International Symposium on High Performance Computer Architecture (HPCA). 76--88 . X. Xie, Y. Liang, Y. Wang, G. Sun, and T. Wang. 2015. Coordinated static and dynamic cache bypassing for GPUs. In 2015 IEEE International Symposium on High Performance Computer Architecture (HPCA). 76--88."}],"event":{"name":"HPCAsia2020: International Conference on High Performance Computing in Asia-Pacific Region","location":"Fukuoka Japan","acronym":"HPCAsia2020","sponsor":["IPSJ","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3368474.3368491","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3368474.3368491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:01:26Z","timestamp":1750197686000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3368474.3368491"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,15]]},"references-count":24,"alternative-id":["10.1145\/3368474.3368491","10.1145\/3368474"],"URL":"https:\/\/doi.org\/10.1145\/3368474.3368491","relation":{},"subject":[],"published":{"date-parts":[[2020,1,15]]},"assertion":[{"value":"2020-01-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}