{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:31:54Z","timestamp":1775745114702,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,22]],"date-time":"2020-02-22T00:00:00Z","timestamp":1582329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,22]]},"DOI":"10.1145\/3368826.3377922","type":"proceedings-article","created":{"date-parts":[[2020,2,21]],"date-time":"2020-02-21T21:49:28Z","timestamp":1582321768000},"page":"293-304","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["ATMem: adaptive data placement in graph applications on heterogeneous memories"],"prefix":"10.1145","author":[{"given":"Yu","family":"Chen","sequence":"first","affiliation":[{"name":"College of William and Mary, USA"}]},{"given":"Ivy B.","family":"Peng","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory, USA"}]},{"given":"Zhen","family":"Peng","sequence":"additional","affiliation":[{"name":"College of William and Mary, USA"}]},{"given":"Xu","family":"Liu","sequence":"additional","affiliation":[{"name":"College of William and Mary, USA"}]},{"given":"Bin","family":"Ren","sequence":"additional","affiliation":[{"name":"College of William and Mary, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Friendster network dataset \u2013 KONECT April 2017."},{"key":"e_1_3_2_1_2_1","first-page":"644","volume-title":"ACM SIGARCH Computer Architecture News","author":"Agarwal Neha","unstructured":"Neha Agarwal and Thomas F Wenisch. Thermostat: Applicationtransparent page management for two-tiered main memory. In ACM SIGARCH Computer Architecture News , volume 45, pages 631\u2013644. ACM, 2017."},{"key":"e_1_3_2_1_3_1","first-page":"423","volume-title":"2016 IEEE 34th International Conference on Computer Design (ICCD)","author":"Bock Santiago","unstructured":"Santiago Bock, Bruce R Childers, Rami Melhem, and Daniel Moss\u00e9. Concurrent migration of multiple pages in software-managed hybrid main memory. In 2016 IEEE 34th International Conference on Computer Design (ICCD) , pages 420\u2013423. IEEE, 2016."},{"key":"e_1_3_2_1_4_1","first-page":"100","volume-title":"Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Chen Guoyang","unstructured":"Guoyang Chen, Bo Wu, Dong Li, and Xipeng Shen. Porple: An extensible optimizer for portable data placement on gpu. In Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture , pages 88\u2013100. IEEE Computer Society, 2014."},{"key":"e_1_3_2_1_5_1","first-page":"1105","author":"HMC Consortium","year":"2015","unstructured":"HMC Consortium. Hybrid Memory Cube Specification 2.1. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_20151105.pdf , 2015. [Online; accessed 22-May-2018].","journal-title":"Hybrid Memory Cube Specification 2.1. http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC-30G-VSR_HMCC_Specification_Rev2.1_"},{"key":"e_1_3_2_1_6_1","first-page":"259","volume-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","author":"Curtis-Maury Matthew","unstructured":"Matthew Curtis-Maury, Ankur Shah, Filip Blagojevic, Dimitrios S Nikolopoulos, Bronis R De Supinski, and Martin Schulz. Prediction models for multi-dimensional power-performance optimization on many cores. In Proceedings of the 17th international conference on Parallel architectures and compilation techniques , pages 250\u2013259. ACM, 2008."},{"key":"e_1_3_2_1_7_1","first-page":"421","volume-title":"2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"Doudali Thaleia Dimitra","unstructured":"Thaleia Dimitra Doudali and Ada Gavrilovska. Mnemo: Boosting memory cost efficiency in hybrid memory systems. In 2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) , pages 412\u2013421. IEEE, 2019."},{"key":"e_1_3_2_1_8_1","volume-title":"Advanced Micro Devices","author":"Drongowski Paul J","year":"2007","unstructured":"Paul J Drongowski. Instruction-based sampling: A new performance analysis technique for amd family 10h processors. Advanced Micro Devices , 2007."},{"key":"e_1_3_2_1_9_1","first-page":"15","volume-title":"Proceedings of the Eleventh European Conference on Computer Systems","author":"Dulloor Subramanya R","unstructured":"Subramanya R Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram, Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. Data tiering in heterogeneous memory systems. In Proceedings of the Eleventh European Conference on Computer Systems , page 15. ACM, 2016."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.04.007"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322224"},{"key":"e_1_3_2_1_12_1","volume-title":"Intel\u00ae 64 and ia-32 architectures software developer\u2019s manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/ 325462-sdm-vol-1-2abcd-3abcd.pdf","year":"2019","unstructured":"Intel. Intel\u00ae 64 and ia-32 architectures software developer\u2019s manual. https:\/\/software.intel.com\/sites\/default\/files\/managed\/39\/c5\/ 325462-sdm-vol-1-2abcd-3abcd.pdf , May 2019."},{"key":"e_1_3_2_1_13_1","unstructured":"JEDEC JESD229-2. Wide I\/O 2 (WideIO2) 2014. [Online; accessed 22-May-2018]."},{"key":"e_1_3_2_1_14_1","volume-title":"High bandwidth memory","author":"JEDEC","year":"2015","unstructured":"JEDEC JESD235A. High bandwidth memory (HBM) DRAM. JEDEC Solid State Technology Association , Nov 2015."},{"key":"e_1_3_2_1_15_1","volume-title":"Graphics double data rate 6 (GDDR6) SGRAM standard","author":"JEDEC","year":"2017","unstructured":"JEDEC JESD250. Graphics double data rate 6 (GDDR6) SGRAM standard. JEDEC Solid State Technology Association, Jul 2017."},{"key":"e_1_3_2_1_16_1","first-page":"534","volume-title":"2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)","author":"Kannan Sudarsun","unstructured":"Sudarsun Kannan, Ada Gavrilovska, Vishal Gupta, and Karsten Schwan. Heteroos\u2014os design for heterogeneous memory management in datacenter. In 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) , pages 521\u2013534. IEEE, 2017."},{"key":"e_1_3_2_1_17_1","volume-title":"A numa api for linux","author":"Kleen Andi","year":"2005","unstructured":"Andi Kleen. A numa api for linux. Novel Inc, 2005."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_19_1","first-page":"12","volume-title":"2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS)","author":"Li Dong","unstructured":"Dong Li, Bronis R de Supinski, Martin Schulz, Kirk Cameron, and Dimitrios S Nikolopoulos. Hybrid mpi\/openmp power-aware computing. In 2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS) , pages 1\u201312. IEEE, 2010."},{"key":"e_1_3_2_1_20_1","first-page":"137","volume-title":"2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Lim Soklong","unstructured":"Soklong Lim, Zaixin Lu, Bin Ren, and Xuechen Zhang. Enforcing crash consistency of evolving network analytics in non-volatile main memory systems. In 2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT) , pages 124\u2013137. IEEE, 2019."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872401"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2908175"},{"key":"e_1_3_2_1_23_1","first-page":"10","volume-title":"2018 IEEE International Conference on Networking, Architecture and Storage (NAS)","author":"Olson M Ben","unstructured":"M Ben Olson, Tong Zhou, Michael R Jantz, Kshitij A Doshi, M Graham Lopez, and Oscar Hernandez. Membrain: Automated application guidance for hybrid memory systems. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS) , pages 1\u201310. IEEE, 2018."},{"key":"e_1_3_2_1_24_1","volume-title":"Stanford InfoLab","author":"Page Lawrence","year":"1999","unstructured":"Lawrence Page, Sergey Brin, Rajeev Motwani, and Terry Winograd. The pagerank citation ranking: Bringing order to the web. Technical report, Stanford InfoLab, 1999."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357568"},{"key":"e_1_3_2_1_26_1","first-page":"440","volume-title":"SC18: International Conference for High Performance Computing, Networking, Storage and Analysis","author":"Peng Ivy B","unstructured":"Ivy B Peng and Jeffrey S Vetter. Siena: exploring the design space of heterogeneous memory systems. In SC18: International Conference for High Performance Computing, Networking, Storage and Analysis , pages 427\u2013440. IEEE, 2018."},{"key":"e_1_3_2_1_27_1","first-page":"91","volume-title":"Stefano Markidis. RTHMS: A Tool for Data Placement on Hybrid Memory System. In Proceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management","author":"Peng Ivy Bo","unstructured":"Ivy Bo Peng, Roberto Gioiosa, Gokcen Kestor, Pietro Cicotti, Erwin Laure, and Stefano Markidis. RTHMS: A Tool for Data Placement on Hybrid Memory System. In Proceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management , pages 82\u201391. ACM, 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"Bin Ren. GraphPhi: Efficient Parallel Graph Processing on Emerging Throughputoriented Architectures. In 2018 International Conference on Parallel Architecture and Compilation (PACT) . ACM","author":"Peng Zhen","year":"2018","unstructured":"Zhen Peng, Alexander Powell, Bo Wu, Tekin Bicer, and Bin Ren. GraphPhi: Efficient Parallel Graph Processing on Emerging Throughputoriented Architectures. In 2018 International Conference on Parallel Architecture and Compilation (PACT) . ACM, 2018."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_3_2_1_30_1","first-page":"23","volume-title":"Proceedings of the 2016 ACM SIGPLAN International Symposium on Memory Management","author":"Shen Du","unstructured":"Du Shen, Xu Liu, and Felix Xiaozhu Lin. Characterizing emerging heterogeneous memory. In Proceedings of the 2016 ACM SIGPLAN International Symposium on Memory Management , pages 13\u201323. ACM, 2016."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"e_1_3_2_1_32_1","first-page":"362","volume-title":"Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation","author":"Wang Chenxi","unstructured":"Chenxi Wang, Huimin Cui, Ting Cao, John Zigman, Haris Volos, Onur Mutlu, Fang Lv, Xiaobing Feng, and Guoqing Harry Xu. Panthera: holistic memory management for big data processing over hybrid memories. In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation , pages 347\u2013362. ACM, 2019."},{"key":"e_1_3_2_1_33_1","first-page":"273","volume-title":"Proceedings of the 2018 International Conference on Supercomputing","author":"Wen Shasha","unstructured":"Shasha Wen, Lucy Cherkasova, Felix Xiaozhu Lin, and Xu Liu. Profdp: A lightweight profiler to guide data placement in heterogeneous memory systems. In Proceedings of the 2018 International Conference on Supercomputing , pages 263\u2013273. ACM, 2018."},{"key":"e_1_3_2_1_34_1","first-page":"31","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis","author":"Wu Kai","unstructured":"Kai Wu, Jie Ren, and Dong Li. Runtime data management on nonvolatile memory-based heterogeneous memory for task-parallel programs. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis , page 31. IEEE Press, 2018."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"}],"event":{"name":"CGO '20: 18th ACM\/IEEE International Symposium on Code Generation and Optimization","location":"San Diego CA USA","acronym":"CGO '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 18th ACM\/IEEE International Symposium on Code Generation and Optimization"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3368826.3377922","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3368826.3377922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:28Z","timestamp":1750202608000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3368826.3377922"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,22]]},"references-count":35,"alternative-id":["10.1145\/3368826.3377922","10.1145\/3368826"],"URL":"https:\/\/doi.org\/10.1145\/3368826.3377922","relation":{},"subject":[],"published":{"date-parts":[[2020,2,22]]},"assertion":[{"value":"2020-02-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}