{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T06:36:49Z","timestamp":1762324609891,"version":"3.41.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2019,12,17]],"date-time":"2019-12-17T00:00:00Z","timestamp":1576540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2019,12,31]]},"abstract":"<jats:p>The slowdown in technology scaling puts architectural features at the forefront of the innovation in modern processors. This article presents a Metric-Guided Method (MGM) that extends Top-Down analysis with carefully selected, dynamically adapted metrics in a structured approach. Using MGM, we conduct two evaluations at the microarchitecture and the Instruction Set Architecture (ISA) levels. Our results show that simple optimizations, such as improved representation of CISC instructions, broadly improve performance, while changes in the Floating-Point execution units had mixed impact. Overall, we report 10 architectural insights\u2014at the microarchitecture, ISA, and compiler fronts\u2014while quantifying their impact on the SPEC CPU benchmarks.<\/jats:p>","DOI":"10.1145\/3369383","type":"journal-article","created":{"date-parts":[[2019,12,18]],"date-time":"2019-12-18T13:21:11Z","timestamp":1576675271000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["A Metric-Guided Method for Discovering Impactful Features and Architectural Insights for Skylake-Based Processors"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8891-0513","authenticated-orcid":false,"given":"Ahmad","family":"Yasin","sequence":"first","affiliation":[{"name":"University of Haifa and Intel Corporation"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2911-0329","authenticated-orcid":false,"given":"Jawad","family":"Haj-Yahya","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}]},{"given":"Yosi","family":"Ben-Asher","sequence":"additional","affiliation":[{"name":"University of Haifa, Mount Carmel, Haifa, Israel"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[{"name":"Technion, Technion City, Haifa, Israel"}]}],"member":"320","published-online":{"date-parts":[[2019,12,17]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.374"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750392"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210560"},{"volume-title":"2018 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Ayers G.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936224"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"J. Doweck etal 2017. Inside 6th-generation Intel core: New microarchitecture code-named Skylake. IEEE MICRO 11 (2017).  J. Doweck et al. 2017. Inside 6th-generation Intel core: New microarchitecture code-named Skylake. IEEE MICRO 11 (2017).","DOI":"10.1109\/MM.2017.38"},{"volume-title":"2017 IEEE Hot Chips 29 Symposium (HCS\u201917)","author":"Wolford B.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199903)29:3<219::AID-SPE230>3.0.CO;2-0"},{"volume-title":"Intel. &lsqb;Online&rsqb;. Retrieved on","year":"2017","author":"Intel Corporation","key":"e_1_2_1_11_1"},{"volume-title":"2014 IEEE International Symposium on Workload Characterization (IISWC\u201914)","author":"Yasin A.","key":"e_1_2_1_12_1"},{"volume-title":"High Performance Computing Symposium, Society for Computer Simulation International.","author":"Haj-Yihia J.","key":"e_1_2_1_13_1"},{"volume-title":"Intel\u00ae Microarchitecture Code Named Ivy Bridge Events","year":"2017","author":"Intel Corporation","key":"e_1_2_1_14_1"},{"volume-title":"Intel\u00ae Microarchitecture Code Named Skylake Events","year":"2017","author":"Intel Corporation","key":"e_1_2_1_15_1"},{"volume-title":"Performance analysis in out-of-order cores. Technion","year":"2017","author":"Yasin A.","key":"e_1_2_1_16_1"},{"volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 1--12","author":"Liu X.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"volume-title":"toplev manual \u00b7 andikleen\/pmu-tools Wiki \u00b7 GitHub","year":"2017","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"volume-title":"Intel\u00ae Software Development Emulator Download | Intel\u00ae Software","year":"2017","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","unstructured":"A. Carvalho. 2010. The new linux \u2018perf\u2019 tools presented at the linux kongress.  A. Carvalho. 2010. The new linux \u2018perf\u2019 tools presented at the linux kongress."},{"volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer Manuals","year":"2017","author":"Intel Corporation","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018112"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2916408"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"volume-title":"Intel\u00ae VTuneTM Amplifier XE","year":"2017","author":"Intel Corporation","key":"e_1_2_1_27_1"},{"volume-title":"Memory characterization of workloads using instrumentation-driven simulation","author":"Jaleel A.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1753228.1753233"},{"volume-title":"Gooda - pmu event analysis package - Google Project Hosting","year":"2014","key":"e_1_2_1_30_1"},{"volume-title":"Proceedings of the 21st Annual International Conference on Supercomputing (ICS\u201907)","author":"Coarfa C.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665743"},{"volume-title":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201913)","author":"Shao Y. S.","key":"e_1_2_1_33_1"},{"volume-title":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA\u201914)","author":"Shao Y. S.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095782"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272998.1273004"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"},{"volume-title":"2018 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201918)","author":"Nowak A.","key":"e_1_2_1_38_1"},{"key":"e_1_2_1_39_1","unstructured":"A. Nowak A. Yasin A. Mendelson and W. Zwaenepoel. 2015. Establishing a base of trust with performance counters for enterprise workloads. USENIX ATC 9 (2015).  A. Nowak A. Yasin A. Mendelson and W. Zwaenepoel. 2015. Establishing a base of trust with performance counters for enterprise workloads. USENIX ATC 9 (2015)."},{"volume-title":"Proceedings of the 8th ACM European Conference on Computer Systems. 379--391","author":"Zhang X.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of the 41st Annual International Symposium on Computer Architecuture (ISCA\u201914)","author":"Venkat A.","key":"e_1_2_1_41_1"},{"volume-title":"Proceedings of the 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC\u201911)","author":"Carlson T. E.","key":"e_1_2_1_42_1"},{"volume-title":"2011 IEEE International Symposium on Workload Characterization (IISWC\u201911)","author":"Heirman W.","key":"e_1_2_1_43_1"},{"key":"e_1_2_1_44_1","unstructured":"A. Newell and S. Pupyrev. 2018. Improved basic block reordering. ArXiv:1809.04676 &lsqb;cs&rsqb; (Sept. 2018).  A. Newell and S. Pupyrev. 2018. Improved basic block reordering. ArXiv:1809.04676 &lsqb;cs&rsqb; (Sept. 2018)."},{"volume-title":"IEEE International Symposium on Workload Characterization (IISWC\u201909)","author":"Charles J.","key":"e_1_2_1_45_1"},{"volume-title":"Proceedings of the 18th International Conference on Embedded Computer Systems Architectures, Modeling, and Simulation (SAMOS\u201918)","author":"Yasin A.","key":"e_1_2_1_46_1"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3317689"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3369383","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3369383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:30Z","timestamp":1750202610000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3369383"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,17]]},"references-count":47,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,12,31]]}},"alternative-id":["10.1145\/3369383"],"URL":"https:\/\/doi.org\/10.1145\/3369383","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2019,12,17]]},"assertion":[{"value":"2019-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-12-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}