{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:38Z","timestamp":1750220858992,"version":"3.41.0"},"reference-count":41,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T00:00:00Z","timestamp":1578614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2020,3,31]]},"abstract":"<jats:p>\n            The development of large-scale multi- and many-core platforms and the rising complexity of embedded applications have led to a significant increase in the number of implementation possibilities for a single application. Furthermore, rising demands on safe, energy-efficient, or real-time capable application execution make the problem of determining feasible implementations that are optimal with respect to such design objectives even more of a challenge. State-of-the-art Design Space Exploration (DSE) techniques for this problem demonstrably suffer from the vast and sparse search spaces posed by modern embedded systems, emphasizing the need for novel design methodologies in this field. Based on the idea of reducing problem complexity by a suitable decomposition of the system specification\u2014in particular, by a reduction of target architecture or task mapping options\u2014the work at hand proposes a portfolio of\n            <jats:italic>dynamic<\/jats:italic>\n            decomposition mechanisms that automatically decompose any system specification based on a short pre-exploration of the complete system. We present a two-phase approach consisting of (a) a set of novel\n            <jats:italic>data extraction and representation<\/jats:italic>\n            techniques combined with (b) a selection of\n            <jats:italic>filtering operations<\/jats:italic>\n            that automatically extract a decomposed system specification based on information gathered during pre-exploration. In particular, we employ\n            <jats:italic>heat map<\/jats:italic>\n            data structures and threshold as well as graph-partitioning filters to reduce problem complexity. The proposed decomposition procedure can seamlessly be integrated in any DSE flow, constituting a flexible extension for existing DSE approaches. Furthermore, it improves existing\n            <jats:italic>static<\/jats:italic>\n            decomposition techniques and other heuristics relying on information about the problem instance, since systems with irregular architectural topology or distribution of resource types can now be decomposed based on an automatic, problem-independent pre-exploration phase. We illustrate the efficiency of the proposed decomposition portfolio applied to state-of-the-art DSEs for many-core systems as well as networked embedded systems from the automotive domain. Experimental results show significant increases in optimization quality of up to 87% within constant DSE time compared to existing approaches.\n          <\/jats:p>","DOI":"10.1145\/3369388","type":"journal-article","created":{"date-parts":[[2020,1,11]],"date-time":"2020-01-11T04:29:12Z","timestamp":1578716952000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Search-space Decomposition for System-level Design Space Exploration of Embedded Systems"],"prefix":"10.1145","volume":"25","author":[{"given":"Valentina","family":"Richthammer","sequence":"first","affiliation":[{"name":"Ulm University, Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Fassnacht","sequence":"additional","affiliation":[{"name":"Ulm University, Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Gla\u00df","sequence":"additional","affiliation":[{"name":"Ulm University, Ulm, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,1,10]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"293","article-title":"Heuristic for accelerating run-timeask mapping in NoC-based heterogeneous MPSoCs","volume":"12","author":"Benhaoua M. K.","year":"2014","unstructured":"M. K. Benhaoua and A. K. Singh . 2014 . Heuristic for accelerating run-timeask mapping in NoC-based heterogeneous MPSoCs . J. Dig. Info. Manage. 12 , 5 (2014), 293 . M. K. Benhaoua and A. K. Singh. 2014. Heuristic for accelerating run-timeask mapping in NoC-based heterogeneous MPSoCs. J. Dig. Info. Manage. 12, 5 (2014), 293.","journal-title":"J. Dig. Info. Manage."},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"M. Brand M. Witterauf E. Sousa A. Tanase F. Hannig and J. Teich. 2019. *-predictable MPSoC execution of real-time control applications using invasive computing. Concurr. Comput.-Pract. Exper. (2019).  M. Brand M. Witterauf E. Sousa A. Tanase F. Hannig and J. Teich. 2019. * -predictable MPSoC execution of real-time control applications using invasive computing. Concurr. Comput.-Pract. Exper. (2019).","DOI":"10.1002\/cpe.5149"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_2_1_4_1","unstructured":"R. Dick. 2018. Embedded System Synthesis Benchmarks Suite (E3S). Retrieved from http:\/\/ziyang.eecs.umich.edu\/dickrp\/e3s\/.  R. Dick. 2018. Embedded System Synthesis Benchmarks Suite (E3S). Retrieved from http:\/\/ziyang.eecs.umich.edu\/dickrp\/e3s\/."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2838733"},{"volume-title":"Proceedings of the 45th ACM\/IEEE Design Automation Conference. 760--765","author":"Al Faruque M. A.","key":"e_1_2_1_6_1","unstructured":"M. A. Al Faruque , R. Krist , and J. Henkel . 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication . In Proceedings of the 45th ACM\/IEEE Design Automation Conference. 760--765 . M. A. Al Faruque, R. Krist, and J. Henkel. 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the 45th ACM\/IEEE Design Automation Conference. 760--765."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 29th Symposium on Theoretical Aspects of Computer Science (STACS\u201912)","volume":"14","author":"Feldmann A. E.","unstructured":"A. E. Feldmann and L. Foschini . 2012. Balanced partitions of trees and applications . In Proceedings of the 29th Symposium on Theoretical Aspects of Computer Science (STACS\u201912) , T. Wilke C. D\u00fcrr (Ed.) , Vol. 14 . LIPIcs, Paris, France, 100--111. A. E. Feldmann and L. Foschini. 2012. Balanced partitions of trees and applications. In Proceedings of the 29th Symposium on Theoretical Aspects of Computer Science (STACS\u201912), T. Wilke C. D\u00fcrr (Ed.), Vol. 14. LIPIcs, Paris, France, 100--111."},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition. 1--6.","author":"Gla\u00df M.","key":"e_1_2_1_8_1","unstructured":"M. Gla\u00df , M. Lukasiewycz , T. Streichert , C. Haubelt , and J. Teich . 2007. Reliability-aware system synthesis . In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 1--6. M. Gla\u00df, M. Lukasiewycz, T. Streichert, C. Haubelt, and J. Teich. 2007. Reliability-aware system synthesis. In Proceedings of the Design, Automation Test in Europe Conference Exhibition. 1--6."},{"volume-title":"Proceedings of the IEEE 12th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC\u201918)","author":"Goens A.","key":"e_1_2_1_9_1","unstructured":"A. Goens , C. Menard , and J. Castrillon . 2018. On the representation of mappings to multicores . In Proceedings of the IEEE 12th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC\u201918) . Vietnam National University, Hanoi, Vietnam, 184--191. A. Goens, C. Menard, and J. Castrillon. 2018. On the representation of mappings to multicores. In Proceedings of the IEEE 12th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC\u201918). Vietnam National University, Hanoi, Vietnam, 184--191."},{"key":"e_1_2_1_10_1","article-title":"Symmetry in software synthesis","volume":"14","author":"Goens A.","year":"2017","unstructured":"A. Goens , S. Siccha , and J. Castrillon . 2017 . Symmetry in software synthesis . ACM Trans. Architect. Code Opt. 14 , 2 (2017). A. Goens, S. Siccha, and J. Castrillon. 2017. Symmetry in software synthesis. ACM Trans. Architect. Code Opt. 14, 2 (2017).","journal-title":"ACM Trans. Architect. Code Opt."},{"key":"e_1_2_1_11_1","first-page":"1","article-title":"Towards scalable symbolic routing for multi-objective networked embedded system design and optimization. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES\u201914). ACM, New York","volume":"2","author":"Graf S.","year":"2014","unstructured":"S. Graf , F. Reimann , M. Gla\u00df , and J. Teich . 2014 . Towards scalable symbolic routing for multi-objective networked embedded system design and optimization. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES\u201914). ACM, New York , NY , 2 : 1 -- 2 :10. S. Graf, F. Reimann, M. Gla\u00df, and J. Teich. 2014. Towards scalable symbolic routing for multi-objective networked embedded system design and optimization. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES\u201914). ACM, New York, NY, 2:1--2:10.","journal-title":"NY"},{"volume-title":"Proceedings of the 10th Symposium on Embedded Systems for Real-time Multimedia. 28--37","author":"Kang S.","key":"e_1_2_1_12_1","unstructured":"S. Kang , H. Yang , L. Schor , I. Bacivarov , S. Ha , and L. Thiele . 2012. Multi-objective mapping optimization via problem decomposition for many-core systems . In Proceedings of the 10th Symposium on Embedded Systems for Real-time Multimedia. 28--37 . S. Kang, H. Yang, L. Schor, I. Bacivarov, S. Ha, and L. Thiele. 2012. Multi-objective mapping optimization via problem decomposition for many-core systems. In Proceedings of the 10th Symposium on Embedded Systems for Real-time Multimedia. 28--37."},{"key":"e_1_2_1_13_1","article-title":"SystemCoDesigner\u2014An automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications","volume":"14","author":"Keinert J.","year":"2009","unstructured":"J. Keinert , M. Streub\u00fchr , T. Schlichter , J. Falk , J. Gladigau , C. Haubelt , J. Teich , and M. Meredith . 2009 . SystemCoDesigner\u2014An automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications . Trans. Design Autom. Electr. Syst. 14 , 1 (2009), 1:1--1:23. J. Keinert, M. Streub\u00fchr, T. Schlichter, J. Falk, J. Gladigau, C. Haubelt, J. Teich, and M. Meredith. 2009. SystemCoDesigner\u2014An automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. Trans. Design Autom. Electr. Syst. 14, 1 (2009), 1:1--1:23.","journal-title":"Trans. Design Autom. Electr. Syst."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"volume-title":"Proceedings of Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation (SAMOS'02)","author":"Kienhuis B.","key":"e_1_2_1_15_1","unstructured":"B. Kienhuis , E. F. Deprettere , P. van der Wolf, and K. Vissers. 2002. A methodology to design programmable embedded systems\u2014The Y-chart approach . In Proceedings of Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation (SAMOS'02) . 18--37. B. Kienhuis, E. F. Deprettere, P. van der Wolf, and K. Vissers. 2002. A methodology to design programmable embedded systems\u2014The Y-chart approach. In Proceedings of Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation (SAMOS'02). 18--37."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10479-010-0718-x"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1162\/106365602760234108"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jocs.2016.03.004"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"volume-title":"Proceedings of the International Conference on Theory and Applications of Satisfiability Testing (SAT\u201907)","author":"Lukasiewycz M.","key":"e_1_2_1_20_1","unstructured":"M. Lukasiewycz , M. Gla\u00df , C. Haubelt , and J. Teich . 2007. Solving multi-objective pseudo-boolean problems . In Proceedings of the International Conference on Theory and Applications of Satisfiability Testing (SAT\u201907) , J. Marques-Silva and K. A. Sakallah (Eds.). Springer, Berlin, 56--69. M. Lukasiewycz, M. Gla\u00df, C. Haubelt, and J. Teich. 2007. Solving multi-objective pseudo-boolean problems. In Proceedings of the International Conference on Theory and Applications of Satisfiability Testing (SAT\u201907), J. Marques-Silva and K. A. Sakallah (Eds.). Springer, Berlin, 56--69."},{"volume-title":"Proceedings of the 13th Annual Conference on Genetic and Evolutionary Computation (GECCO\u201911)","author":"Lukasiewycz M.","key":"e_1_2_1_21_1","unstructured":"M. Lukasiewycz , M. Gla\u00df , F. Reimann , and J. Teich . 2011. Opt4J: A modular framework for meta-heuristic optimization . In Proceedings of the 13th Annual Conference on Genetic and Evolutionary Computation (GECCO\u201911) . ACM, New York, NY, 1723--1730. M. Lukasiewycz, M. Gla\u00df, F. Reimann, and J. Teich. 2011. Opt4J: A modular framework for meta-heuristic optimization. In Proceedings of the 13th Annual Conference on Genetic and Evolutionary Computation (GECCO\u201911). ACM, New York, NY, 1723--1730."},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201913)","author":"Lukasiewycz M.","key":"e_1_2_1_22_1","unstructured":"M. Lukasiewycz , S. Steinhorst , and S. Chakraborty . 2013. Priority assignment for event-triggered systems using mathematical programming . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201913) . 982--987. M. Lukasiewycz, S. Steinhorst, and S. Chakraborty. 2013. Priority assignment for event-triggered systems using mathematical programming. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201913). 982--987."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-007-0032-7"},{"key":"e_1_2_1_24_1","volume-title":"Statistical Physics","author":"Mandl F.","unstructured":"F. Mandl . 1988. Statistical Physics ( 2 nd ed.). Wiley , New York\/Chichester, West Sussex. F. Mandl. 1988. Statistical Physics (2nd ed.). Wiley, New York\/Chichester, West Sussex.","edition":"2"},{"volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201916)","author":"Neubauer K.","key":"e_1_2_1_25_1","unstructured":"K. Neubauer , C. Haubelt , and M. Gla\u00df . 2016. Supporting composition in symbolic system synthesis . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201916) . 132--139. K. Neubauer, C. Haubelt, and M. Gla\u00df. 2016. Supporting composition in symbolic system synthesis. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201916). 132--139."},{"key":"e_1_2_1_26_1","unstructured":"OpenDSE. 2015. Open Design Space Exploration Framework. Retrieved from https:\/\/github.com\/felixreimann\/opendse.  OpenDSE. 2015. Open Design Space Exploration Framework. Retrieved from https:\/\/github.com\/felixreimann\/opendse."},{"volume-title":"Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP\u201913)","author":"Padmanabhan S.","key":"e_1_2_1_27_1","unstructured":"S. Padmanabhan , Y. Chen , and R. D. Chamberlain . 2013. Decomposition techniques for optimal design-space exploration of streaming applications . In Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP\u201913) . ACM, New York, NY, 285--286. S. Padmanabhan, Y. Chen, and R. D. Chamberlain. 2013. Decomposition techniques for optimal design-space exploration of streaming applications. In Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP\u201913). ACM, New York, NY, 285--286."},{"key":"e_1_2_1_28_1","doi-asserted-by":"crossref","unstructured":"J. Panerati D. Sciuto and G. Beltrame. 2017. Optimization strategies in design space exploration. In Handbook of Hardware\/Software Codesign S. Ha and J. Teich (Eds.). Springer Netherlands Dordrecht 189--216.  J. Panerati D. Sciuto and G. Beltrame. 2017. Optimization strategies in design space exploration. In Handbook of Hardware\/Software Codesign S. Ha and J. Teich (Eds.). Springer Netherlands Dordrecht 189--216.","DOI":"10.1007\/978-94-017-7267-9_7"},{"volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201918)","author":"Pathania A.","key":"e_1_2_1_29_1","unstructured":"A. Pathania and J. Henkel . 2018. Task scheduling for many-cores with S-NUCA caches . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201918) . 557--562. A. Pathania and J. Henkel. 2018. Task scheduling for many-cores with S-NUCA caches. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201918). 557--562."},{"volume-title":"Proceedings of the 31st Euromicro Conference on Real-Time Systems (ECRTS\u201919)","author":"Pourmohseni B.","key":"e_1_2_1_30_1","unstructured":"B. Pourmohseni , F. Smirnov , S. Wildermann , and J. Teich . 2019. Isolation-aware timing analysis and design space exploration for predictable and composable many-core systems . In Proceedings of the 31st Euromicro Conference on Real-Time Systems (ECRTS\u201919) . B. Pourmohseni, F. Smirnov, S. Wildermann, and J. Teich. 2019. Isolation-aware timing analysis and design space exploration for predictable and composable many-core systems. In Proceedings of the 31st Euromicro Conference on Real-Time Systems (ECRTS\u201919)."},{"volume-title":"Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201911)","author":"Reimann F.","key":"e_1_2_1_31_1","unstructured":"F. Reimann , M. Lukasiewycz , M. Gla\u00df , and J. Teich . 2011. Symbolic system synthesis in the presence of stringent real-time constraints . In Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201911) . San Diego, CA, 393--398. F. Reimann, M. Lukasiewycz, M. Gla\u00df, and J. Teich. 2011. Symbolic system synthesis in the presence of stringent real-time constraints. In Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201911). San Diego, CA, 393--398."},{"volume-title":"Proceedings of the Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV\u201918)","author":"Richthammer V.","key":"e_1_2_1_32_1","unstructured":"V. Richthammer and M. Gla\u00df . 2018. On search-space restriction for design space exploration of multi-\/many-core systems . In Proceedings of the Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV\u201918) . V. Richthammer and M. Gla\u00df. 2018. On search-space restriction for design space exploration of multi-\/many-core systems. In Proceedings of the Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV\u201918)."},{"volume-title":"Proceedings of the 55th Annual Design Automation Conference (DAC\u201918)","author":"Richthammer V.","key":"e_1_2_1_33_1","unstructured":"V. Richthammer , T. Schwarzer , S. Wildermann , J. Teich , and M. Gla\u00df . 2018. Architecture decomposition in system synthesis of heterogeneous many-core systems . In Proceedings of the 55th Annual Design Automation Conference (DAC\u201918) . ACM, New York, NY. V. Richthammer, T. Schwarzer, S. Wildermann, J. Teich, and M. Gla\u00df. 2018. Architecture decomposition in system synthesis of heterogeneous many-core systems. In Proceedings of the 55th Annual Design Automation Conference (DAC\u201918). ACM, New York, NY."},{"key":"e_1_2_1_34_1","first-page":"2","article-title":"Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures","volume":"37","author":"Schwarzer T.","year":"2018","unstructured":"T. Schwarzer , A. Weichslgartner , M. Gla\u00df , S. Wildermann , P. Brand , and J. Teich . 2018 . Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 37 , 2 (Feb. 2018), 297--310. T. Schwarzer, A. Weichslgartner, M. Gla\u00df, S. Wildermann, P. Brand, and J. Teich. 2018. Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 37, 2 (Feb. 2018), 297--310.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"volume-title":"Proceedings of the 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914)","author":"Shafique M.","key":"e_1_2_1_35_1","unstructured":"M. Shafique , S. Garg , J. Henkel , and D. Marculescu . 2014. The EDA challenges in the dark silicon era . In Proceedings of the 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914) . 1--6. M. Shafique, S. Garg, J. Henkel, and D. Marculescu. 2014. The EDA challenges in the dark silicon era. In Proceedings of the 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914). 1--6."},{"volume-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913)","author":"Singh A. K.","key":"e_1_2_1_36_1","unstructured":"A. K. Singh , M. Shafique , A. Kumar , and J. Henkel . 2013. Mapping on multi\/many-core systems: Survey of current and emerging trends . In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913) . 1--10. A. K. Singh, M. Shafique, A. Kumar, and J. Henkel. 2013. Mapping on multi\/many-core systems: Survey of current and emerging trends. In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913). 1--10."},{"key":"e_1_2_1_37_1","first-page":"1","article-title":"A survey of research and practices in multiprocessor system on chip design space exploration","volume":"64","author":"Prasanna V.","year":"2014","unstructured":"V. Prasanna Sr inivasan and A. P. Shanthi . 2014 . A survey of research and practices in multiprocessor system on chip design space exploration . J. Theor. Appl. Info. Technol. 64 (2014), 1 . V. Prasanna Srinivasan and A. P. Shanthi. 2014. A survey of research and practices in multiprocessor system on chip design space exploration. J. Theor. Appl. Info. Technol. 64 (2014), 1.","journal-title":"J. Theor. Appl. Info. Technol."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008899229802"},{"volume-title":"Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u201914)","author":"Weichslgartner A.","key":"e_1_2_1_39_1","unstructured":"A. Weichslgartner , D. Gangadharan , S. Wildermann , M. Gla\u00df , and J. Teich . 2014. DAARM: Design-time application analysis and run-time mapping for predictable execution in many-core systems . In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u201914) . A. Weichslgartner, D. Gangadharan, S. Wildermann, M. Gla\u00df, and J. Teich. 2014. DAARM: Design-time application analysis and run-time mapping for predictable execution in many-core systems. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS\u201914)."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1162\/106365600568202"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.810758"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3369388","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3369388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:30Z","timestamp":1750202610000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3369388"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,10]]},"references-count":41,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,3,31]]}},"alternative-id":["10.1145\/3369388"],"URL":"https:\/\/doi.org\/10.1145\/3369388","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2020,1,10]]},"assertion":[{"value":"2019-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-01-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}