{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:04:43Z","timestamp":1773414283592,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T00:00:00Z","timestamp":1597017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406550","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"121-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization"],"prefix":"10.1145","author":[{"given":"R.","family":"Gauchi","sequence":"first","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Egloff","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kooli","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-P.","family":"Noel","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Giraud","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Vivet","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-P.","family":"Charles","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Grenoble Alpes, Grenoble, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"IEEE Standard for Standard SystemC Language Reference Manual","year":"2011","unstructured":"2012. IEEE Standard for Standard SystemC Language Reference Manual . IEEE Std 1666- 2011 (Revision of IEEE Std 1666-2005) (Jan. 2012). 2012. IEEE Standard for Standard SystemC Language Reference Manual. IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005) (Jan. 2012)."},{"key":"e_1_3_2_2_2_1","unstructured":"2018. Western Digital's Open Source RISC-V SweRV Instruction Set Simulator.  2018. Western Digital's Open Source RISC-V SweRV Instruction Set Simulator."},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"crossref","unstructured":"A. Agrawal etal 2018. X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories. IEEE Transactions on Circuits and Systems I: Regular Papers (2018).  A. Agrawal et al. 2018. X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories. IEEE Transactions on Circuits and Systems I: Regular Papers (2018).","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738698"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"J.-F. Christmann etal 2019. A 50.5 ns Wake-Up-Latency 11.2 pJ\/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm. Journal of Low Power Electronics and Applications (2019).  J.-F. Christmann et al. 2019. A 50.5 ns Wake-Up-Latency 11.2 pJ\/Inst Asynchronous Wake-Up Controller in FDSOI 28 nm. Journal of Low Power Electronics and Applications (2019).","DOI":"10.3390\/jlpea9010008"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"Q. Dong etal 2017. A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin. IEEE Journal of Solid-State Circuits (2017).  Q. Dong et al. 2017. A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin. IEEE Journal of Solid-State Circuits (2017).","DOI":"10.23919\/VLSIC.2017.8008465"},{"key":"e_1_3_2_2_7_1","volume-title":"Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. In ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Eckert C.","year":"2018","unstructured":"C. Eckert 2018 . Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. In ACM\/IEEE International Symposium on Computer Architecture (ISCA). C. Eckert et al. 2018. Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. In ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"crossref","unstructured":"S. Faro etal 2013. The Exact Online String Matching Problem: a Review of the Most Recent Results. ACM Computing Surveys (CSUR) (2013).  S. Faro et al. 2013. The Exact Online String Matching Problem: a Review of the Most Recent Results. ACM Computing Surveys (CSUR) (2013).","DOI":"10.1145\/2431211.2431212"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920373"},{"key":"e_1_3_2_2_10_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Hamdioui S.","year":"2015","unstructured":"S. Hamdioui 2015 . Memristor based computation-in-memory architecture for data-intensive applications. In Design , Automation & Test in Europe Conference & Exhibition (DATE). S. Hamdioui et al. 2015. Memristor based computation-in-memory architecture for data-intensive applications. In Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"e_1_3_2_2_13_1","volume-title":"Software Platform Dedicated for In-Memory Computing Circuit Evaluation. In IEEE\/ACM International Symposium on Rapid System Prototyping (RSP).","author":"Kooli M.","year":"2017","unstructured":"M. Kooli 2017 . Software Platform Dedicated for In-Memory Computing Circuit Evaluation. In IEEE\/ACM International Symposium on Rapid System Prototyping (RSP). M. Kooli et al. 2017. Software Platform Dedicated for In-Memory Computing Circuit Evaluation. In IEEE\/ACM International Symposium on Rapid System Prototyping (RSP)."},{"key":"e_1_3_2_2_14_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Kooli M.","year":"2018","unstructured":"M. Kooli 2018 . Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces. In Design , Automation & Test in Europe Conference & Exhibition (DATE) ( Dresden, Germany). M. Kooli et al. 2018. Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces. In Design, Automation & Test in Europe Conference & Exhibition (DATE) (Dresden, Germany)."},{"key":"e_1_3_2_2_15_1","volume-title":"IEEE Computer Society Annual Symposium on VLSI.","author":"Lebreton H.","year":"2008","unstructured":"H. Lebreton 2008 . Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture . In IEEE Computer Society Annual Symposium on VLSI. H. Lebreton et al. 2008. Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture. In IEEE Computer Society Annual Symposium on VLSI."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259032"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116506"},{"key":"e_1_3_2_2_18_1","unstructured":"L.-N. Pouchet. 2015. PolyBench\/C the Polyhedral Benchmark suite.  L.-N. Pouchet. 2015. PolyBench\/C the Polyhedral Benchmark suite."},{"key":"e_1_3_2_2_19_1","volume-title":"Proc. IEEE","author":"Sabry M. M.","year":"2019","unstructured":"M. M. Sabry Aly et al. 2019. The N3XT Approach to Energy-Efficient Abundant-Data Computing . Proc. IEEE ( 2019 ). M. M. Sabry Aly et al. 2019. The N3XT Approach to Energy-Efficient Abundant-Data Computing. Proc. IEEE (2019)."},{"key":"e_1_3_2_2_20_1","volume-title":"Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI)","year":"2019","unstructured":"William Andrew Simon et al. 2019. BLADE: A BitLine Accelerator for Devices on the Edge . Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) ( 2019 ). William Andrew Simon et al. 2019. BLADE: A BitLine Accelerator for Devices on the Edge. Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) (2019)."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"e_1_3_2_2_22_1","unstructured":"N. Stephens etal 2017. The ARM Scalable Vector Extension. IEEE Micro (2017).  N. Stephens et al. 2017. The ARM Scalable Vector Extension. IEEE Micro (2017)."}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Boston Massachusetts","acronym":"ISLPED '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406550","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:35Z","timestamp":1750202615000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406550"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":22,"alternative-id":["10.1145\/3370748.3406550","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406550","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}