{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T17:55:54Z","timestamp":1775325354778,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T00:00:00Z","timestamp":1597017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSF","award":["1513201"],"award-info":[{"award-number":["1513201"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406553","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"205-210","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["SAOU"],"prefix":"10.1145","author":[{"given":"Hadi","family":"Zamani","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Devashree","family":"Tripathy","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laxmi","family":"Bhuyan","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zizhong","family":"Chen","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"\"Dvfs-aware application classification to improve gpgpus energy efficiency \" Parallel Computing 2018.  \"Dvfs-aware application classification to improve gpgpus energy efficiency \" Parallel Computing 2018."},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525852"},{"key":"e_1_3_2_2_3_1","first-page":"242","volume-title":"Jul. 2016","author":"Dev K."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"H. Zamani Y. Liu D. Tripathy L. Bhuyan and others \"GreenMM: energy efficient GPU matrix multiplication through undervolting \" Proceedings of the ACM 2019.  H. Zamani Y. Liu D. Tripathy L. Bhuyan and others \"GreenMM: energy efficient GPU matrix multiplication through undervolting \" Proceedings of the ACM 2019.","DOI":"10.1145\/3330345.3330373"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"K.-H. Huang etal \"Algorithm-based fault tolerance for matrix operations \" IEEE transactions on computers vol. 100 no. 6 pp. 518--528 1984.  K.-H. Huang et al. \"Algorithm-based fault tolerance for matrix operations \" IEEE transactions on computers vol. 100 no. 6 pp. 518--528 1984.","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_2_2_7_1","first-page":"1","volume-title":"Storage and Analysis","author":"Moody A.","year":"2010"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"crossref","unstructured":"P. Wu and Z. Chen \"FT-ScaLAPACK: correcting soft errors on-line for ScaLAPACK cholesky QR and LU factorization routines \" in Proceedings of the 23rd international symposium on High-performance parallel and distributed computing ser. HPDC '14. Association for Computing Machinery Jun. 2014 pp. 49--60.  P. Wu and Z. Chen \"FT-ScaLAPACK: correcting soft errors on-line for ScaLAPACK cholesky QR and LU factorization routines \" in Proceedings of the 23rd international symposium on High-performance parallel and distributed computing ser. HPDC '14. Association for Computing Machinery Jun. 2014 pp. 49--60.","DOI":"10.1145\/2600212.2600232"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"crossref","unstructured":"B. Pourghassemi and A. Chandramowlishwaran \"cudaCR: An In-Kernel Application-Level Checkpoint\/Restart scheme for CUDA-Enabled GPUs \" CLUSTER 2017.  B. Pourghassemi and A. Chandramowlishwaran \"cudaCR: An In-Kernel Application-Level Checkpoint\/Restart scheme for CUDA-Enabled GPUs \" CLUSTER 2017.","DOI":"10.1109\/CLUSTER.2017.100"},{"key":"e_1_3_2_2_10_1","volume-title":"Applications and Technologies","author":"Takizawa H.","year":"2009"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/46\/1\/067"},{"key":"e_1_3_2_2_12_1","unstructured":"N. A. Nvcr \"A transparent checkpoint-restart library for nvidia cuda \" in Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW 2011.  N. A. Nvcr \"A transparent checkpoint-restart library for nvidia cuda \" in Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW 2011."},{"key":"e_1_3_2_2_13_1","first-page":"864","volume-title":"May 2011","author":"Takizawa H."},{"key":"e_1_3_2_2_14_1","unstructured":"G. Memik M. H. Chowdhury A. Mallik and Y. I. Ismail \"Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance register files \" 2005 International Conference on Dependable Systems and Networks (DSN'05).  G. Memik M. H. Chowdhury A. Mallik and Y. I. Ismail \"Engineering Over-Clocking: Reliability-Performance Trade-Offs for High-Performance register files \" 2005 International Conference on Dependable Systems and Networks (DSN'05)."},{"key":"e_1_3_2_2_15_1","volume-title":"John Wiley & Sons","volume":"505","author":"Murthy D. P.","year":"2004"},{"key":"e_1_3_2_2_16_1","first-page":"44","volume-title":"IISWC 2009. IEEE International Symposium on. Ieee","author":"Che S.","year":"2009"},{"key":"e_1_3_2_2_17_1","volume-title":"Springer Science & Business Media","volume":"1","author":"Skiena S. S.","year":"1998"},{"key":"e_1_3_2_2_18_1","volume-title":"Inc.","author":"Rivest R. L.","year":"1990"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"crossref","unstructured":"A. Abdolrashidi D. Tripathy M. E. Belviranli L. N. Bhuyan and D. Wong \"Wireframe: Supporting data-dependent parallelism through dependency graph execution in gpus \" in Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture 2017 pp. 600--611.  A. Abdolrashidi D. Tripathy M. E. Belviranli L. N. Bhuyan and D. Wong \"Wireframe: Supporting data-dependent parallelism through dependency graph execution in gpus \" in Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture 2017 pp. 600--611.","DOI":"10.1145\/3123939.3123976"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"crossref","unstructured":"K.-H. Huang etal \"Algorithm-based fault tolerance for matrix operations \" IEEE transactions on computers vol. 100 no. 6 pp. 518--528 1984.  K.-H. Huang et al. \"Algorithm-based fault tolerance for matrix operations \" IEEE transactions on computers vol. 100 no. 6 pp. 518--528 1984.","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_2_2_21_1","unstructured":"Z. Chen \"Extending algorithm-based fault tolerance to tolerate fail-stop failures in high performance distributed environments \" in Parallel and Distributed Processing 2008.  Z. Chen \"Extending algorithm-based fault tolerance to tolerate fail-stop failures in high performance distributed environments \" in Parallel and Distributed Processing 2008."},{"key":"e_1_3_2_2_22_1","unstructured":"M. Afterburner \"http:\/\/goo.gl\/fs2pti.\"  M. Afterburner \"http:\/\/goo.gl\/fs2pti.\""},{"key":"e_1_3_2_2_23_1","first-page":"243","volume-title":"Nov 2010","author":"Wang Q."},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"crossref","unstructured":"S. Blackford. (1997) ScaLAPACK users' guide.  S. Blackford. (1997) ScaLAPACK users' guide.","DOI":"10.1137\/1.9780898719642"}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Boston Massachusetts","acronym":"ISLPED '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406553","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:35Z","timestamp":1750202615000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406553"}},"subtitle":["safe adaptive overclocking and undervolting for energy-efficient GPU computing"],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":24,"alternative-id":["10.1145\/3370748.3406553","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406553","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}