{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:41Z","timestamp":1750220861048,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T00:00:00Z","timestamp":1597017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406558","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"49-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic idle core management and leakage current reuse in MPSoC platforms"],"prefix":"10.1145","author":[{"given":"MD Shazzad","family":"Hossain","sequence":"first","affiliation":[{"name":"Drexel University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_2_1_1","first-page":"366","article-title":"Understanding Idle Behavior and Power Gating Mechanisms in the Context of Modern Benchmarks on CPU-GPU Integrated Systems","author":"Arora M.","year":"2015","journal-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287630"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305838"},{"key":"e_1_3_2_2_4_1","first-page":"27","article-title":"Prediction of CPU Idle-Busy Activity Pattern","author":"Diao Q.","year":"2008","journal-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2552238"},{"key":"e_1_3_2_2_6_1","first-page":"20","article-title":"Experimental Measurement of a Novel Power Gating Structure with Intermediate Power Saving Mode","author":"Kim S.","year":"2004","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Low Power Electronics and Design"},{"key":"e_1_3_2_2_7_1","first-page":"633","article-title":"Power Gating with Multiple Sleep Modes","author":"Agarwal K.","year":"2006","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Quality Electronic Design"},{"key":"e_1_3_2_2_8_1","first-page":"157","article-title":"Enabling Effective Module-oblivious Power Gating for Embedded Processors","author":"Cherupalli H.","year":"2017","journal-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2863268"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3186895"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1376080.1376084"},{"key":"e_1_3_2_2_12_1","first-page":"1","article-title":"Reusing Leakage Current for Improved Energy Efficiency of Multi-Voltage Systems","author":"Hossain M. S.","year":"2019","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems"},{"issue":"7","key":"e_1_3_2_2_13_1","first-page":"1","article-title":"Recycling of Unused Leakage Current for Energy Efficient Multi-voltage Systems","volume":"101","author":"Hossain M. S.","year":"2020","journal-title":"Microelectronics Journal"},{"key":"e_1_3_2_2_14_1","first-page":"1","article-title":"Lower Power by Voltage Stacking: A Fine-grained System Design Approach","author":"Blutman K.","year":"2016","journal-title":"Proceedings of the ACM\/IEEE Design Automation Conference"},{"key":"e_1_3_2_2_15_1","first-page":"1","article-title":"Energy-aware Task Scheduling for Near Real-time Periodic Tasks on Heterogeneous Multicore Processors","author":"Nakada T.","year":"2017","journal-title":"IEEE International Conference on Very Large Scale Integration"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.993206"},{"key":"e_1_3_2_2_17_1","first-page":"980","article-title":"Power Gating Scheduling for Power\/Ground Noise Reduction","author":"Jiang H.","year":"2008","journal-title":"Proceedings of the IEEE\/ACM Design Automation Conference"}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Boston Massachusetts","acronym":"ISLPED '20"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406558","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:35Z","timestamp":1750202615000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406558"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":17,"alternative-id":["10.1145\/3370748.3406558","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406558","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}