{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T17:08:34Z","timestamp":1758474514802,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T00:00:00Z","timestamp":1597017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1718160"],"award-info":[{"award-number":["CNS-1718160"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406564","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"145-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A comprehensive methodology to determine optimal coherence interfaces for many-accelerator SoCs"],"prefix":"10.1145","author":[{"given":"Kshitij","family":"Bhardwaj","sequence":"first","affiliation":[{"name":"Harvard University"}]},{"given":"Marton","family":"Havasi","sequence":"additional","affiliation":[{"name":"University of Cambridge"}]},{"given":"Yuan","family":"Yao","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"David M.","family":"Brooks","sequence":"additional","affiliation":[{"name":"Harvard University"}]},{"given":"Jos\u00e9 Miguel","family":"Hern\u00e1ndez-Lobato","sequence":"additional","affiliation":[{"name":"University of Cambridge, UK"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[{"name":"Harvard University"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Hot Chips","author":"Sarma D. D.","year":"2019","unstructured":"D. D. Sarma and G. Venkataramanan . Compute and redundancy solution for Tesla's full self driving computer . Hot Chips , 2019 . D. D. Sarma and G. Venkataramanan. Compute and redundancy solution for Tesla's full self driving computer. Hot Chips, 2019."},{"key":"e_1_3_2_2_2_1","first-page":"169","volume-title":"ICCD","author":"Chen Y.","year":"2013","unstructured":"Y. Chen : from concept to real hardware . In ICCD , pages 169 -- 176 , 2013 . Y. Chen et al. Accelerator-rich CMPs: from concept to real hardware. In ICCD, pages 169--176, 2013."},{"key":"e_1_3_2_2_3_1","first-page":"1","volume-title":"DAC","author":"Cota E. G.","year":"2015","unstructured":"E. G. Cota An analysis of accelerator coupling in heterogeneous architectures . In DAC , pages 202: 1 -- 202 :6, 2015 . E. G. Cota et al. An analysis of accelerator coupling in heterogeneous architectures. In DAC, pages 202:1--202:6, 2015."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2877288"},{"key":"e_1_3_2_2_5_1","unstructured":"Arm. ARM Cortex-A72 MPCore processor reference manual.  Arm. ARM Cortex-A72 MPCore processor reference manual."},{"key":"e_1_3_2_2_6_1","volume-title":"Coherent accelerator processor interface (CAPI) for POWER8 systems. https:\/\/www.alpha-data.com\/pdfs\/capi_wp_29sept2014_pub.pdf","author":"Wile B.","year":"2014","unstructured":"B. Wile . Coherent accelerator processor interface (CAPI) for POWER8 systems. https:\/\/www.alpha-data.com\/pdfs\/capi_wp_29sept2014_pub.pdf , 2014 . B. Wile. Coherent accelerator processor interface (CAPI) for POWER8 systems. https:\/\/www.alpha-data.com\/pdfs\/capi_wp_29sept2014_pub.pdf, 2014."},{"volume-title":"CoreLink Intelligent System IP","year":"2011","key":"e_1_3_2_2_7_1","unstructured":"Ashley Stevens. Introduction to AMBA\u00ae 4 ACE and big.little processing technology. ARM White Paper , CoreLink Intelligent System IP , 2011 . Ashley Stevens. Introduction to AMBA\u00ae 4 ACE and big.little processing technology. ARM White Paper, CoreLink Intelligent System IP, 2011."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744879"},{"key":"e_1_3_2_2_9_1","volume-title":"IBM J. of Research and Development","author":"Framke H.","year":"2010","unstructured":"H. Framke Introduction to the wire-speed processor and architecture . In IBM J. of Research and Development , 2010 . H. Framke et al. Introduction to the wire-speed processor and architecture. In IBM J. of Research and Development, 2010."},{"key":"e_1_3_2_2_10_1","volume-title":"ACM SiGARCH Computer Architecture Today","author":"Reddi V. J.","year":"2019","unstructured":"V. J. Reddi and M. Hill . Accelerator-level parallelism (ALP) . ACM SiGARCH Computer Architecture Today , 2019 . V. J. Reddi and M. Hill. Accelerator-level parallelism (ALP). ACM SiGARCH Computer Architecture Today, 2019."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783751"},{"key":"e_1_3_2_2_12_1","first-page":"575","volume-title":"ISCA","author":"Tan C.","year":"2018","unstructured":"C. Tan : fusible heterogeneous accelerators enmeshed with many-core architecture for wearables . In ISCA , pages 575 -- 587 , 2018 . C. Tan et al. Stitch: fusible heterogeneous accelerators enmeshed with many-core architecture for wearables. In ISCA, pages 575--587, 2018."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512153"},{"key":"e_1_3_2_2_14_1","first-page":"261","volume-title":"ISCA","author":"Alsop J.","year":"2018","unstructured":"J. Alsop , M. D. Sinclair , and S. V. Adve . Spandex: a flexible interface for efficient heterogeneous coherence . In ISCA , pages 261 -- 274 , 2018 . J. Alsop, M. D. Sinclair, and S. V. Adve. Spandex: a flexible interface for efficient heterogeneous coherence. In ISCA, pages 261--274, 2018."},{"key":"e_1_3_2_2_15_1","first-page":"119","article-title":"Determining optimal coherency interface for many-accelerator SoCs using Bayesian optimization","volume":"18","author":"Bhardwaj K.","year":"2019","unstructured":"K. Bhardwaj Determining optimal coherency interface for many-accelerator SoCs using Bayesian optimization . IEEE CAL , 18 : 119 -- 123 , 2019 . K. Bhardwaj et al. Determining optimal coherency interface for many-accelerator SoCs using Bayesian optimization. IEEE CAL, 18:119--123, 2019.","journal-title":"IEEE CAL"},{"key":"e_1_3_2_2_16_1","first-page":"719","volume-title":"ASP-DAC","author":"Giri D.","year":"2019","unstructured":"D. Giri Runtime reconfigurable memory hierarchy in embedded scalable platforms (invited) . In ASP-DAC , pages 719 -- 726 , 2019 . D. Giri et al. Runtime reconfigurable memory hierarchy in embedded scalable platforms (invited). In ASP-DAC, pages 719--726, 2019."},{"key":"e_1_3_2_2_17_1","first-page":"1","volume-title":"The gem5 simulator. SIGARCH Computer Architecture News","author":"Binkert N. L.","year":"2011","unstructured":"N. L. Binkert The gem5 simulator. SIGARCH Computer Architecture News , pages 1 -- 7 , 2011 . N. L. Binkert et al. The gem5 simulator. SIGARCH Computer Architecture News, pages 1--7, 2011."},{"key":"e_1_3_2_2_18_1","first-page":"97","volume-title":"ISCA","author":"Shao Y. S.","year":"2014","unstructured":"Y. S. Shao : a pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures . In ISCA , pages 97 -- 108 , 2014 . Y. S. Shao et al. Aladdin: a pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures. In ISCA, pages 97--108, 2014."},{"key":"e_1_3_2_2_19_1","first-page":"2960","volume-title":"NIPS","author":"Snoek J.","year":"2012","unstructured":"J. Snoek , H. Larochelle , and R. P. Adams . Practical Bayesian optimization of machine learning algorithms . In NIPS , pages 2960 -- 2968 , 2012 . J. Snoek, H. Larochelle, and R. P. Adams. Practical Bayesian optimization of machine learning algorithms. In NIPS, pages 2960--2968, 2012."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3206.001.0001","volume-title":"Gaussian processes for machine learning","author":"Rasmussen C.","year":"2005","unstructured":"C. Rasmussen and C. Williams . Gaussian processes for machine learning . MIT press , Cambridge, MA , 2005 . C. Rasmussen and C. Williams. Gaussian processes for machine learning. MIT press, Cambridge, MA, 2005."},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87700-4_78"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_2_24_1","first-page":"519","volume-title":"PLDI","author":"J.","year":"2013","unstructured":"J. Ragan-Kelley et al. Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines . In PLDI , pages 519 -- 530 , 2013 . J. Ragan-Kelley et al. Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines. In PLDI, pages 519--530, 2013."}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Boston Massachusetts","acronym":"ISLPED '20"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406564","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406564","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:35Z","timestamp":1750202615000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406564"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":24,"alternative-id":["10.1145\/3370748.3406564","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406564","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}