{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:15Z","timestamp":1763724495073,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T00:00:00Z","timestamp":1597017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Beijing Innovation Center for Future Chips"},{"DOI":"10.13039\/501100012659","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Research and Development Program of China"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406572","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"127-132","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface"],"prefix":"10.1145","author":[{"given":"Mingyen","family":"Lee","sequence":"first","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjun","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bowen","family":"Xue","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juejian","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingyuan","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Penn State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"e_1_3_2_2_2_1","first-page":"8326","volume-title":"Florence","author":"Kang M.","year":"2014","unstructured":"M. Kang VLSI architecture for pattern recognition via deep embedding of computation in SRAM,\" 2014 IEEE ICASSP , Florence , 2014 , pp. 8326 -- 8330 . M. Kang et al, \"An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM,\" 2014 IEEE ICASSP, Florence, 2014, pp. 8326--8330."},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"issue":"3","key":"e_1_3_2_2_4_1","first-page":"470","article-title":"Computing in Memory With Spin-Transfer Torque Magnetic RAM","volume":"26","author":"Jain S.","year":"2018","unstructured":"S. Jain , \" Computing in Memory With Spin-Transfer Torque Magnetic RAM ,\" in IEEE TVLSI , vol. 26 , no. 3 , pp. 470 -- 483 , March 2018 . S. Jain et al, \"Computing in Memory With Spin-Transfer Torque Magnetic RAM,\" in IEEE TVLSI, vol. 26, no. 3, pp. 470--483, March 2018.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"issue":"1","key":"e_1_3_2_2_6_1","first-page":"159","article-title":"Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits","volume":"27","author":"Yin X.","year":"2019","unstructured":"X. Yin , X. Chen , \" Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits ,\" in IEEE TVLSI , vol. 27 , no. 1 , pp. 159 -- 172 , Jan. 2019 . X. Yin, X. Chen et al, \"Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits,\" in IEEE TVLSI, vol. 27, no. 1, pp. 159--172, Jan. 2019.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_2_7_1","first-page":"1","volume-title":"Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories,\" 2016 53nd Design Automation Conference (DAC)","author":"Li S.","year":"2016","unstructured":"S. Li , \" Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories,\" 2016 53nd Design Automation Conference (DAC) , Austin, TX , 2016 , pp. 1 -- 6 . S. Li et al, \"Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories,\" 2016 53nd Design Automation Conference (DAC), Austin, TX, 2016, pp. 1--6."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"e_1_3_2_2_9_1","first-page":"1","volume-title":"ISLPED '18","author":"Reis D.","year":"2018","unstructured":"D. Reis in ISLPED '18 . New York, NY, USA: ACM , 2018 , pp. 24: 1 -- 24 :6. D. Reis et al, \"Computing in Memory with FeFETs,\" in ISLPED '18. New York, NY, USA: ACM, 2018, pp. 24:1--24:6."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2889225"},{"key":"e_1_3_2_2_11_1","first-page":"1","volume-title":"Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits,\" 2016 ICCAD","author":"Yin X.","unstructured":"X. Yin , \" Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits,\" 2016 ICCAD , pp. 1 -- 8 . X. Yin et al., \"Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits,\" 2016 ICCAD, pp. 1--8."},{"key":"e_1_3_2_2_12_1","first-page":"19","volume-title":"2017 IEEE International Electron Devices Meeting, IEEE","author":"D\u00fcnkel S.","year":"2017","unstructured":"S. D\u00fcnkel , A FeFET Based Super Lowpower Ultra-Fast Embedded NVM Technology For 22nm F DSOI and Beyond ,\" in 2017 IEEE International Electron Devices Meeting, IEEE , 2017 , pp. 19 -- 17 . S. D\u00fcnkel, et al., \"A FeFET Based Super Lowpower Ultra-Fast Embedded NVM Technology For 22nm FDSOI and Beyond,\" in 2017 IEEE International Electron Devices Meeting, IEEE, 2017, pp. 19--7."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2748992"},{"key":"e_1_3_2_2_14_1","first-page":"121","article-title":"Embedding Hafnium Oxide Based FeFETs in the Memory Landscape,\" in 2018 ICICDT","author":"Slesazeck S.","year":"2018","unstructured":"S. Slesazeck , \" Embedding Hafnium Oxide Based FeFETs in the Memory Landscape,\" in 2018 ICICDT , Otranto , 2018 , pp. 121 -- 124 . S. Slesazeck et al, \"Embedding Hafnium Oxide Based FeFETs in the Memory Landscape,\" in 2018 ICICDT, Otranto, 2018, pp. 121--124.","journal-title":"Otranto"},{"key":"e_1_3_2_2_15_1","first-page":"11","volume-title":"A 28nm HKMG Super Low Power Embedded NVM Technology Based on Ferroelectric FETs,\" in 2016 IEDM","author":"Trentzsch M.","unstructured":"M. Trentzsch , \" A 28nm HKMG Super Low Power Embedded NVM Technology Based on Ferroelectric FETs,\" in 2016 IEDM , pp. 11 -- 15 . M. Trentzsch et al., \"A 28nm HKMG Super Low Power Embedded NVM Technology Based on Ferroelectric FETs,\" in 2016 IEDM, pp. 11--5."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2177435"},{"key":"e_1_3_2_2_17_1","first-page":"25","volume-title":"IEEE","author":"M\u00fcller J.","year":"2012","unstructured":"J. M\u00fcller , E. Yurchuk , 2012 Symposium on VLSI Technology (VLSIT) , IEEE , 2012, pp. 25 -- 26 . J. M\u00fcller, E. Yurchuk, et al., \"Ferroelectricity in HFO2 Enables Nonvolatile Data Storage in 28 nm HKMG,\" in 2012 Symposium on VLSI Technology (VLSIT), IEEE, 2012, pp. 25--26."},{"key":"e_1_3_2_2_18_1","first-page":"15","volume-title":"2017 IEEE International Electron Devices Meeting (IEDM), IEEE","author":"Krivokapic Z.","year":"2017","unstructured":"Z. Krivokapic FET Technology with Steep Subthreshold Slope for Ultra Low Power Applications,\" in 2017 IEEE International Electron Devices Meeting (IEDM), IEEE , 2017 , pp. 15 -- 11 . Z. Krivokapic et al., \"14nm Ferroelectric FinFET Technology with Steep Subthreshold Slope for Ultra Low Power Applications,\" in 2017 IEEE International Electron Devices Meeting (IEDM), IEEE, 2017, pp. 15--1."},{"key":"e_1_3_2_2_19_1","first-page":"1","volume-title":"Nonvolatile memory design based on ferroelectric FETs,\" in 2016 Design Automation Conference (DAC)","author":"George S.","year":"2016","unstructured":"S. George , , \" Nonvolatile memory design based on ferroelectric FETs,\" in 2016 Design Automation Conference (DAC) , 2016 , pp. 1 -- 6 . S. George, et al., \"Nonvolatile memory design based on ferroelectric FETs,\" in 2016 Design Automation Conference (DAC), 2016, pp. 1--6."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2872347"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2902094"},{"key":"e_1_3_2_2_23_1","first-page":"6.2.1","volume-title":"Ferroelectric FET analog synapse for acceleration of deep neural network training,\" 2017 IEDM","author":"Jerry M.","year":"2017","unstructured":"M. Jerry , \" Ferroelectric FET analog synapse for acceleration of deep neural network training,\" 2017 IEDM , 2017 , pp. 6.2.1 -- 6.2.4 . M. Jerry et al., \"Ferroelectric FET analog synapse for acceleration of deep neural network training,\" 2017 IEDM, 2017, pp. 6.2.1--6.2.4."},{"key":"e_1_3_2_2_24_1","first-page":"3.1.1","volume-title":"Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell,\" 2018 IEEE International Electron Devices Meeting (IEDM)","author":"Sun X.","year":"2018","unstructured":"X. Sun , \" Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell,\" 2018 IEEE International Electron Devices Meeting (IEDM) , 2018 , pp. 3.1.1 -- 3.1.4 . X. Sun et al, \"Exploiting Hybrid Precision for Training and Inference: A 2T-1FeFET Based Analog Synaptic Weight Cell,\" 2018 IEEE International Electron Devices Meeting (IEDM), 2018, pp. 3.1.1--3.1.4."},{"key":"e_1_3_2_2_25_1","first-page":"1205","volume-title":"Design and optimization of FeFET-based crossbars for binary convolution neural networks,\" 2018 DATE","author":"Chen X.","year":"2018","unstructured":"X. Chen , \" Design and optimization of FeFET-based crossbars for binary convolution neural networks,\" 2018 DATE , 2018 , pp. 1205 -- 1210 . X. Chen et al, \"Design and optimization of FeFET-based crossbars for binary convolution neural networks,\" 2018 DATE, 2018, pp. 1205--1210."},{"key":"e_1_3_2_2_26_1","unstructured":"V. P. Hu etal \"Split-Gate FeFET (SG-FeFET) with Dynamic Memory Window Modulation for Non-Volatile Memory and Neuromorphic Applications \" 2019 Symposium on VLSI Technology pp. T134--T135.  V. P. Hu et al. \"Split-Gate FeFET (SG-FeFET) with Dynamic Memory Window Modulation for Non-Volatile Memory and Neuromorphic Applications \" 2019 Symposium on VLSI Technology pp. T134--T135."},{"key":"e_1_3_2_2_27_1","first-page":"T136","volume-title":"2019 VLSI Symposium","author":"Chen C.","unstructured":"C. Chen FET with Ultra-Low Hardware Cost and Advanced Functionality for All-Ferroelectric Neural Network,\" 2019 VLSI Symposium , pp. T136 -- T137 . C. Chen et al., \"Bio-Inspired Neurons Based on Novel Leaky-FeFET with Ultra-Low Hardware Cost and Advanced Functionality for All-Ferroelectric Neural Network,\" 2019 VLSI Symposium, pp. T136--T137."},{"volume-title":"Enabling energy-efficient nonvolatile computing with negative capacitance FET,\" in IEEE TED","author":"Li X.","key":"e_1_3_2_2_28_1","unstructured":"X. Li , \" Enabling energy-efficient nonvolatile computing with negative capacitance FET,\" in IEEE TED , vol. 64 , no. 8, Aug. 2017. X. Li et al., \"Enabling energy-efficient nonvolatile computing with negative capacitance FET,\" in IEEE TED, vol. 64, no. 8, Aug. 2017."},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2702741"},{"key":"e_1_3_2_2_30_1","first-page":"1","volume-title":"A Ferroelectric FET based Power-efficient Architecture for Data-intensive Computing,\" 2018 ICCAD","author":"Long Y.","unstructured":"Y. Long , \" A Ferroelectric FET based Power-efficient Architecture for Data-intensive Computing,\" 2018 ICCAD , pp. 1 -- 8 . Y. Long et al., \"A Ferroelectric FET based Power-efficient Architecture for Data-intensive Computing,\" 2018 ICCAD, pp. 1--8."},{"key":"e_1_3_2_2_31_1","unstructured":"Predictive Technology Model [online] Available: http:\/\/ptm.asu.edu\/. Predictive Technology Model [online] Available: http:\/\/ptm.asu.edu\/."},{"issue":"6","key":"e_1_3_2_2_32_1","first-page":"805","article-title":"Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors","volume":"37","author":"Aziz A.","year":"2016","unstructured":"A. Aziz , \" Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors ,\" in EDL , vol. 37 , no. 6 , pp. 805 -- 808 , June 2016 . A. Aziz et al, \"Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors,\" in EDL, vol. 37, no. 6, pp. 805--808, June 2016.","journal-title":"EDL"},{"key":"e_1_3_2_2_33_1","first-page":"T40","volume-title":"Symposium on VLSI Technology","author":"Ni K.","year":"2019","unstructured":"K. Ni , W. Chakraborty , Symposium on VLSI Technology , Kyoto , 2019 , pp. T40 -- T41 . K. Ni, W. Chakraborty, et al, \"Fundamental Understanding and Control of Device-to-Device Variation in Deeply Scaled Ferroelectric FETs,\" Symposium on VLSI Technology, Kyoto, 2019, pp. T40--T41."},{"key":"e_1_3_2_2_34_1","first-page":"2443","article-title":"Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation","author":"Xie M.","year":"2018","unstructured":"M. Xie , S. Li , A. O. Glova , J. Hu and Y. Xie , \" Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation ,\" IEEE TVLSI , pp. 2443 -- 2455 , Nov. 2018 . M. Xie, S. Li, A. O. Glova, J. Hu and Y. Xie, \"Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation,\" IEEE TVLSI, pp. 2443--2455, Nov. 2018.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879502"},{"key":"e_1_3_2_2_36_1","first-page":"1","volume-title":"Lausanne","author":"Thirumala S. K.","year":"2019","unstructured":"S. K. Thirumala Transistors to enable Differential Read and Energy-Efficient In-Memory Computation,\" 2019 ISLPED , Lausanne , Switzerland , pp. 1 -- 6 , 2019 . S. K. Thirumala et al, \"Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation,\" 2019 ISLPED, Lausanne, Switzerland, pp. 1--6, 2019."},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045106"},{"key":"e_1_3_2_2_38_1","first-page":"1","volume-title":"USA","author":"Wu J.","year":"2019","unstructured":"J. Wu , H. Zhong , K. Ni , Y. Liu , H. Yang and X. Li , \" A 3T\/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs,\" 2019 56th ACM\/IEEE Design Automation Conference (DAC), Las Vegas, NV , USA , 2019 , pp. 1 -- 6 . J. Wu, H. Zhong, K. Ni, Y. Liu, H. Yang and X. Li, \"A 3T\/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs,\" 2019 56th ACM\/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, 2019, pp. 1--6."},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2829348"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"e_1_3_2_2_41_1","first-page":"750","volume-title":"Hong Kong","author":"Li X.","year":"2018","unstructured":"X. Li and L. Lai , \" Nonvolatile Memory and Computing Using Emerging Ferroelectric Transistors,\" 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) , Hong Kong , 2018 , pp. 750 -- 755 . X. Li and L. Lai, \"Nonvolatile Memory and Computing Using Emerging Ferroelectric Transistors,\" 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Hong Kong, 2018, pp. 750--755."}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Boston Massachusetts","acronym":"ISLPED '20"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406572","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:35Z","timestamp":1750202615000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406572"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":41,"alternative-id":["10.1145\/3370748.3406572","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406572","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}