{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T09:21:27Z","timestamp":1782552087448,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T00:00:00Z","timestamp":1597017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406583","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"139-144","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices"],"prefix":"10.1145","author":[{"given":"Qiuwen","family":"Lou","sequence":"first","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianqi","family":"Gao","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patrick","family":"Faley","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"X. Sharon","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siddharth","family":"Joshi","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. LDPC code gallery. http:\/\/www.inference.org.uk\/mackay\/gallager\/.  [n.d.]. LDPC code gallery. http:\/\/www.inference.org.uk\/mackay\/gallager\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Rajeev Balasubramonian et al. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. TACO 14(2) (2017).  Rajeev Balasubramonian et al. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. TACO 14(2) (2017).","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Ching-Yi Chen etal 2014. RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme. In IEEE TC. 180--190.  Ching-Yi Chen et al. 2014. RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme. In IEEE TC. 180--190.","DOI":"10.1109\/TC.2014.12"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Lerong Chen et al. 2017. Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar. In DATE. 19--24.  Lerong Chen et al. 2017. Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar. In DATE. 19--24.","DOI":"10.23919\/DATE.2017.7926952"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Pai-Yu Chen etal 2017. NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures. IEDM (2017).  Pai-Yu Chen et al. 2017. NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures. IEDM (2017).","DOI":"10.1109\/IEDM.2017.8268337"},{"issue":"1","key":"e_1_3_2_1_6_1","first-page":"127","article-title":"2017. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks","volume":"52","author":"Chen Yu-Hsin","year":"2017","journal-title":"JSSC"},{"key":"e_1_3_2_1_7_1","volume-title":"Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. In ISCA.","author":"P. Chi","year":"2016"},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE Information Theory Workshop. IEEE, 70--71","author":"Matthew"},{"key":"e_1_3_2_1_9_1","volume-title":"Conference on Software, Telecommunications and Computer Networks. IEEE, 355--359","author":"Hamon El Hassani Marie-Helene","year":"2010"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Ben Feinberg et al. 2018. Making Memristive Neural Network Accelerators Reliable. In HPCA. 52--65.  Ben Feinberg et al. 2018. Making Memristive Neural Network Accelerators Reliable. In HPCA. 52--65.","DOI":"10.1109\/HPCA.2018.00015"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of nnual Design Automation Conference. 57","author":"Zhezhi"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Daniele Ielmini et al. 2010. Resistance-dependent amplitude of random telegraphsignal noise in resistive switching memories. In Applied Physics Letters.  Daniele Ielmini et al. 2010. Resistance-dependent amplitude of random telegraphsignal noise in resistive switching memories. In Applied Physics Letters.","DOI":"10.1063\/1.3304167"},{"key":"e_1_3_2_1_13_1","unstructured":"Norman P. Jouppi et al. 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit. ISCA (2017).  Norman P. Jouppi et al. 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit. ISCA (2017)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"B. Li et al. 2019. Build reliable and efficient neuromorphic design with memristor technology. In ASP-DAC. ACM 224--229.  B. Li et al. 2019. Build reliable and efficient neuromorphic design with memristor technology. In ASP-DAC. ACM 224--229.","DOI":"10.1145\/3287624.3288744"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Beiye Liu et al. 2015. Vortex: variation-aware training for memristor x-bar. In DAC. ACM 15.  Beiye Liu et al. 2015. Vortex: variation-aware training for memristor x-bar. In DAC. ACM 15.","DOI":"10.1145\/2744769.2744930"},{"key":"e_1_3_2_1_16_1","volume-title":"Design Automation Conference.","author":"Tao"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Dmitri E. Nikonov and Ian A. Young. 2015. Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits. In IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. IEEE 3--11.  Dmitri E. Nikonov and Ian A. Young. 2015. Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits. In IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. IEEE 3--11.","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Ali. Shafiee et al. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ISCA (2016) 14 -- 26.  Ali. Shafiee et al. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ISCA (2016) 14 -- 26.","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITW.2011.6089373"},{"key":"e_1_3_2_1_20_1","volume-title":"Pipelayer: A pipelined reram-based accelerator for deep learning","author":"Linghao Song","year":"2017"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"John Von Neumann. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. Aut. studies 34 (1956) 43--98.  John Von Neumann. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. Aut. studies 34 (1956) 43--98.","DOI":"10.1515\/9781400882618-003"},{"key":"e_1_3_2_1_22_1","article-title":"2017. Computing linear transformations with unreliable components. In","author":"Yaoqing Yang","journal-title":"IEEE Transactions on Information Theory. 3729--3756."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"B. Zhang et al. 2019. Stochastic data-driven hardware resilience to efficiently train inference models for stochastic hardware implementations. In ICASSP.  B. Zhang et al. 2019. Stochastic data-driven hardware resilience to efficiently train inference models for stochastic hardware implementations. In ICASSP.","DOI":"10.1109\/ICASSP.2019.8683521"},{"key":"e_1_3_2_1_24_1","volume-title":"IEEE International Electron Devices Meeting (IEDM). 39--4.","author":"Meiran"},{"key":"e_1_3_2_1_25_1","unstructured":"Shuchang Zhou et al. 2016. DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv:1606.06160 (2016).  Shuchang Zhou et al. 2016. DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv:1606.06160 (2016)."}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Boston Massachusetts","acronym":"ISLPED '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406583","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:36Z","timestamp":1750202616000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406583"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":25,"alternative-id":["10.1145\/3370748.3406583","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406583","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}