{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:59Z","timestamp":1750220699782,"version":"3.41.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Research Grants Council of the Hong Kong Special Administrative Region, China","award":["CityU 11278316"],"award-info":[{"award-number":["CityU 11278316"]}]},{"DOI":"10.13039\/100007515","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1820537"],"award-info":[{"award-number":["CCF-1820537"]}],"id":[{"id":"10.13039\/100007515","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2020,7,31]]},"abstract":"<jats:p>Energy harvesting is an attractive way to power future Internet of Things (IoT) devices since it can eliminate the need for battery or power cables. However, harvested energy is intrinsically unstable. While Field-programmable Gate Array (FPGAs) have been widely adopted in various embedded systems, it is hard to survive unstable power since all the memory components in FPGA are based on volatile Static Random-access Memory (SRAMs). The emerging non-volatile memory-based FPGAs provide promising potentials to keep configuration data on the chip during power outages. Few works have considered implementing efficient runtime intermediate data checkpoint on non-volatile FPGAs. To realize accumulative computation under intermittent power on FPGA, this article proposes a low-cost design framework, Data-Flow-Tracking FPGA (DFT-FPGA), which utilizes binary counters to track intermediate data flow. Instead of keeping all on-chip intermediate data, DFT-FPGA only targets on necessary data that is labeled by off-line analysis and identified by an online tracking system. The evaluation shows that compared with state-of-the-art techniques, DFT-FPGA can realize accumulative computing with less off-line workload and significantly reduce online roll-back time and resource utilization.<\/jats:p>","DOI":"10.1145\/3371392","type":"journal-article","created":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T22:27:38Z","timestamp":1593642458000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Low Overhead Online Data Flow Tracking for Intermittently Powered Non-Volatile FPGAs"],"prefix":"10.1145","volume":"16","author":[{"given":"Xinyi","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Clay","family":"Patterson","sequence":"additional","affiliation":[{"name":"Oklahoma State University, Stillwater, OK"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Delaware, Newark, DE"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Kowloon, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4029-4034","authenticated-orcid":false,"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]}],"member":"320","published-online":{"date-parts":[[2020,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199821"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062200"},{"key":"e_1_2_1_4_1","unstructured":"Lattice Semiconductor. iCE40 LP\/HX\/LM. ([n.d.]). Retrieved from http:\/\/www.latticesemi.com\/Products\/FPGAandCPLD\/iCE40.aspx.  Lattice Semiconductor. iCE40 LP\/HX\/LM. ([n.d.]). Retrieved from http:\/\/www.latticesemi.com\/Products\/FPGAandCPLD\/iCE40.aspx."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681535"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700788"},{"volume-title":"Computational Intelligence in Sensor Networks","author":"Patil Vilabha S.","key":"e_1_2_1_12_1","unstructured":"Vilabha S. Patil , Yashwant B. Mane , and Shraddha Deshpande . 2019. FPGA based power saving technique for sensor node in wireless sensor network (WSN) . In Computational Intelligence in Sensor Networks . Springer , 385--404. Vilabha S. Patil, Yashwant B. Mane, and Shraddha Deshpande. 2019. FPGA based power saving technique for sensor node in wireless sensor network (WSN). In Computational Intelligence in Sensor Networks. Springer, 385--404."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2017.01.022"},{"key":"e_1_2_1_14_1","volume-title":"Mohamed Abid, Syed Manzoor Qasim, and Mohammed S. BenSaleh.","author":"Obeid Abdulfattah M.","year":"2016","unstructured":"Abdulfattah M. Obeid , Fatma Karray , Mohamed Wassim Jmal , Mohamed Abid, Syed Manzoor Qasim, and Mohammed S. BenSaleh. 2016 . Towards realisation of wireless sensor network-based water pipeline monitoring systems: A comprehensive review of techniques and platforms. IET Science, Measurement 8 Technology 10, 5 (2016), 420--426. Abdulfattah M. Obeid, Fatma Karray, Mohamed Wassim Jmal, Mohamed Abid, Syed Manzoor Qasim, and Mohammed S. BenSaleh. 2016. Towards realisation of wireless sensor network-based water pipeline monitoring systems: A comprehensive review of techniques and platforms. IET Science, Measurement 8 Technology 10, 5 (2016), 420--426."},{"key":"e_1_2_1_15_1","volume-title":"Journal of Physics: Conference Series","volume":"660","author":"Xue T.","year":"2098","unstructured":"T. Xue and S. Roundy . 2015. Analysis of magnetic plucking configurations for frequency up-converting harvesters . In Journal of Physics: Conference Series , Vol. 660 . IOP Publishing, 01 2098 . T. Xue and S. Roundy. 2015. Analysis of magnetic plucking configurations for frequency up-converting harvesters. In Journal of Physics: Conference Series, Vol. 660. IOP Publishing, 012098."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124533"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.88"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133920"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078633.3081038"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2371494"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968477"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550442"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the Design Automation Conference (ASP-DAC)","author":"Yuan Zhe","year":"2016","unstructured":"Zhe Yuan , Yongpan Liu , Hehe Li , and Huazhong Yang . 2016 . CP-FPGA: Computation data-aware software\/hardware co-design for nonvolatile FPGAs based on checkpointing techniques . In Proceedings of the Design Automation Conference (ASP-DAC) , 2016 21st Asia and South Pacific. IEEE, 569--574. Zhe Yuan, Yongpan Liu, Hehe Li, and Huazhong Yang. 2016. CP-FPGA: Computation data-aware software\/hardware co-design for nonvolatile FPGAs based on checkpointing techniques. In Proceedings of the Design Automation Conference (ASP-DAC), 2016 21st Asia and South Pacific. IEEE, 569--574."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aa9781"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2016.7799753"},{"key":"e_1_2_1_29_1","volume-title":"Thulasiraman Nandha Kumar, and Fabrizio Lombardi","author":"Almurib Haider Abbas F.","year":"2016","unstructured":"Haider Abbas F. Almurib , Thulasiraman Nandha Kumar, and Fabrizio Lombardi . 2016 . Design and evaluation of a memristor-based look-up table for non-volatile field programmable gate arrays. IET Circuits, Devices 8 Systems 10, 4 (2016), 292--300. Haider Abbas F. Almurib, Thulasiraman Nandha Kumar, and Fabrizio Lombardi. 2016. Design and evaluation of a memristor-based look-up table for non-volatile field programmable gate arrays. IET Circuits, Devices 8 Systems 10, 4 (2016), 292--300."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2578278"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857261"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2012.6329045"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.0372"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539175"},{"key":"e_1_2_1_36_1","unstructured":"Xilinx.Xilinx Floorplanning Methodology Guide. ([n.d.]). Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx12_4\/Floorplanning_Methodology_Guide.pdf.  Xilinx.Xilinx Floorplanning Methodology Guide. ([n.d.]). Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx12_4\/Floorplanning_Methodology_Guide.pdf."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2239302"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3358192"},{"key":"e_1_2_1_40_1","volume-title":"Accuracy vs. efficiency: Achieving both through FPGA-implementation aware neural architecture search. arXiv preprint arXiv:1901.11211","author":"Jiang Weiwen","year":"2019","unstructured":"Weiwen Jiang , Xinyi Zhang , Edwin H.-M. Sha , Lei Yang , Qingfeng Zhuge , Yiyu Shi , and Jingtong Hu. 2019. Accuracy vs. efficiency: Achieving both through FPGA-implementation aware neural architecture search. arXiv preprint arXiv:1901.11211 ( 2019 ). Weiwen Jiang, Xinyi Zhang, Edwin H.-M. Sha, Lei Yang, Qingfeng Zhuge, Yiyu Shi, and Jingtong Hu. 2019. Accuracy vs. efficiency: Achieving both through FPGA-implementation aware neural architecture search. arXiv preprint arXiv:1901.11211 (2019)."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the 2018 17th ACM\/IEEE International Conference on Information Processing in Sensor Networks (IPSN). IEEE, 132--133","author":"Ahmed Saad","year":"2018","unstructured":"Saad Ahmed , Muhammad Hamad Alizai , Junaid Haroon Siddiqui , Naveed Anwar Bhatti , and Luca Mottola . 2018 . Towards smaller checkpoints for better intermittent computing . In Proceedings of the 2018 17th ACM\/IEEE International Conference on Information Processing in Sensor Networks (IPSN). IEEE, 132--133 . Saad Ahmed, Muhammad Hamad Alizai, Junaid Haroon Siddiqui, Naveed Anwar Bhatti, and Luca Mottola. 2018. Towards smaller checkpoints for better intermittent computing. In Proceedings of the 2018 17th ACM\/IEEE International Conference on Information Processing in Sensor Networks (IPSN). IEEE, 132--133."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00052"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282112"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.020"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815993"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3371392","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3371392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:53Z","timestamp":1750199573000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3371392"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":48,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,7,31]]}},"alternative-id":["10.1145\/3371392"],"URL":"https:\/\/doi.org\/10.1145\/3371392","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2020,7]]},"assertion":[{"value":"2019-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-07-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}