{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:53:35Z","timestamp":1780674815936,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,30]],"date-time":"2020-03-30T00:00:00Z","timestamp":1585526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,30]]},"DOI":"10.1145\/3372780.3375558","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T21:30:19Z","timestamp":1584739819000},"page":"111-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Timing Driven Partition for Multi-FPGA Systems with TDM Awareness"],"prefix":"10.1145","author":[{"given":"Sin-Hong","family":"Liou","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sean","family":"Liu","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard","family":"Sun","sequence":"additional","affiliation":[{"name":"Synopsys Inc., Mountain View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279469"},{"key":"e_1_3_2_1_3_1","volume-title":"Univ","author":"Khalid M. A.","year":"1999","unstructured":"M. A. Khalid , Routing architecture and layout synthesis for multi-FPGA systems. Ph. D. dissertation, Dept. of ECE , Univ . Toronto , 1999 . M. A. Khalid, Routing architecture and layout synthesis for multi-FPGA systems. Ph. D. dissertation, Dept. of ECE, Univ. Toronto, 1999."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177542"},{"key":"e_1_3_2_1_6_1","first-page":"343","volume-title":"Proceedings Design Automation Conference","author":"Karypis G.","year":"1999","unstructured":"G. Karypis and V. Kumar , \u201c Multilevel k-way hypergraph partitioning ,\u201d in Proceedings Design Automation Conference , pp. 343 -- 348 , June 1999 . G. Karypis and V. Kumar, \u201cMultilevel k-way hypergraph partitioning,\u201d in Proceedings Design Automation Conference, pp. 343--348, June 1999."},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"16th International Symposium on Experimental Algorithms","volume":"75","author":"Heuer T.","year":"2017","unstructured":"T. Heuer and S. Schlag , \u201c Improving Coarsening Schemes for Hypergraph Partitioning by Exploiting Community Structure ,\u201d in 16th International Symposium on Experimental Algorithms , vol. 75 , pp. 21: 1 -- 21 :19, 2017 . T. Heuer and S. Schlag, \u201cImproving Coarsening Schemes for Hypergraph Partitioning by Exploiting Community Structure,\u201d in 16th International Symposium on Experimental Algorithms, vol. 75, pp. 21:1--21:19, 2017."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646609"},{"key":"e_1_3_2_1_9_1","volume-title":"Dept. of EE-Systems","author":"Ou S.","year":"2001","unstructured":"S. Ou and M. Pedram , \u201c Timing-driven partitioning using iterative quadratic programming ,\u201d Dept. of EE-Systems , University of Southern California , 2001 . S. Ou and M. Pedram, \u201cTiming-driven partitioning using iterative quadratic programming,\u201d Dept. of EE-Systems, University of Southern California, 2001."},{"key":"e_1_3_2_1_10_1","first-page":"181","volume-title":"IEEE\/ACM International Conference on Computer Aided Design (ICCAD)","author":"Ababei C.","year":"2002","unstructured":"C. Ababei , S. Navaratnasothie , K. Bazargan , and G. Karypis , \u201c Multi-objective circuit partitioning for cutsize and path-based delay minimization ,\u201d in IEEE\/ACM International Conference on Computer Aided Design (ICCAD) , pp. 181 -- 185 , Nov 2002 . C. Ababei, S. Navaratnasothie, K. Bazargan, and G. Karypis, \u201cMulti-objective circuit partitioning for cutsize and path-based delay minimization,\u201d in IEEE\/ACM International Conference on Computer Aided Design (ICCAD), pp. 181--185, Nov 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240847"},{"key":"e_1_3_2_1_12_1","unstructured":"\u201cDinigroup.\u201d https:\/\/www.dinigroup.com\/new\/DN9000k10PCI.php.  \u201cDinigroup.\u201d https:\/\/www.dinigroup.com\/new\/DN9000k10PCI.php."},{"key":"e_1_3_2_1_13_1","volume-title":"Iccad 2019 contest system-level fpga routing with timing division multiplexing technique","author":"Su Y.-H.","year":"2019","unstructured":"Y.-H. Su , E. Huang , H.-H. Lai , and Y.-C. Zhao , \u201c Iccad 2019 contest system-level fpga routing with timing division multiplexing technique .\u201d http:\/\/iccad-contest.org\/ 2019 \/problems.html. Y.-H. Su, E. Huang, H.-H. Lai, and Y.-C. Zhao, \u201cIccad 2019 contest system-level fpga routing with timing division multiplexing technique.\u201d http:\/\/iccad-contest.org\/2019\/problems.html."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654229"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717776"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"}],"event":{"name":"ISPD '20: International Symposium on Physical Design","location":"Taipei Taiwan","acronym":"ISPD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375558","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3375558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:24:05Z","timestamp":1750202645000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375558"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,30]]},"references-count":15,"alternative-id":["10.1145\/3372780.3375558","10.1145\/3372780"],"URL":"https:\/\/doi.org\/10.1145\/3372780.3375558","relation":{},"subject":[],"published":{"date-parts":[[2020,3,30]]},"assertion":[{"value":"2020-03-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}