{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:55Z","timestamp":1750220875603,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,30]],"date-time":"2020-03-30T00:00:00Z","timestamp":1585526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CFF-1755825"],"award-info":[{"award-number":["CFF-1755825"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,30]]},"DOI":"10.1145\/3372780.3375559","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T21:30:19Z","timestamp":1584739819000},"page":"103-110","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis of Clock Networks with a Mode Reconfigurable Topology and No Short Circuit Current"],"prefix":"10.1145","author":[{"given":"Necati","family":"Uysal","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}]},{"given":"Juan Ariel","family":"Cabrera","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}]},{"given":"Rickard","family":"Ewetz","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,30]]},"reference":[{"volume-title":"Proc. of International ASIC Conference and Exhibit. 17--21","author":"Boese Kenneth","unstructured":"Kenneth Boese and Andrew B. Kahng . 1992. Zero-Skew Clock Routing Trees With Minimum Wirelength . In Proc. of International ASIC Conference and Exhibit. 17--21 . Kenneth Boese and Andrew B. Kahng. 1992. Zero-Skew Clock Routing Trees With Minimum Wirelength. In Proc. of International ASIC Conference and Exhibit. 17--21.","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"crossref","unstructured":"Shashank Bujimalla and Cheng-Kok Koh. 2011. Synthesis of low power clock trees for handling power-supply variations (ISPD). 37--44.  Shashank Bujimalla and Cheng-Kok Koh. 2011. Synthesis of low power clock trees for handling power-supply variations (ISPD). 37--44.","key":"e_1_3_2_1_2_1","DOI":"10.1145\/1960397.1960408"},{"key":"e_1_3_2_1_3_1","volume-title":"mbox","author":"Chao T.-H.","year":"1992","unstructured":"T.-H. Chao mbox . 1992 . Zero skew clock net routing (DAC) . 518--523. T.-H. Chao et almbox. 1992. Zero skew clock net routing (DAC). 518--523."},{"unstructured":"Yong. P. Chen and D. F. Wong. 1996. An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion (EDTC). 230--237.  Yong. P. Chen and D. F. Wong. 1996. An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion (EDTC). 230--237.","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"crossref","unstructured":"Masato Edahiro. 1993. A clustering-based optimization algorithm in zero-skew routings (DAC). 612 -- 616.  Masato Edahiro. 1993. A clustering-based optimization algorithm in zero-skew routings (DAC). 612 -- 616.","key":"e_1_3_2_1_5_1","DOI":"10.1145\/157485.165066"},{"key":"e_1_3_2_1_6_1","volume-title":"mbox","author":"Rickard Ewetz","year":"2015","unstructured":"Rickard Ewetz et al mbox . 2015 a. Benchmark circuits for clock scheduling and synthesis ([Available Online] https:\/\/purr.purdue.edu\/publications\/1759). Rickard Ewetz et almbox. 2015a. Benchmark circuits for clock scheduling and synthesis ([Available Online] https:\/\/purr.purdue.edu\/publications\/1759)."},{"doi-asserted-by":"crossref","unstructured":"Rickard Ewetz Shankarshana Janarthanan and Cheng-Kok Koh. 2015b. Construction of Reconfigurable Clock Trees for MCMM Designs (DAC). 1--6.  Rickard Ewetz Shankarshana Janarthanan and Cheng-Kok Koh. 2015b. Construction of Reconfigurable Clock Trees for MCMM Designs (DAC). 1--6.","key":"e_1_3_2_1_7_1","DOI":"10.1145\/2744769.2744811"},{"key":"e_1_3_2_1_8_1","first-page":"515","article-title":"Cost-Effective Robustness in Clock Networks Using Near-Tree Structures","volume":"34","author":"Ewetz Rickard","year":"2015","unstructured":"Rickard Ewetz and Cheng-Kok Koh . 2015 . Cost-Effective Robustness in Clock Networks Using Near-Tree Structures . TCAD , Vol. 34 , 4 (2015), 515 -- 528 . Rickard Ewetz and Cheng-Kok Koh. 2015. Cost-Effective Robustness in Clock Networks Using Near-Tree Structures. TCAD , Vol. 34, 4 (2015), 515--528.","journal-title":"TCAD"},{"key":"e_1_3_2_1_9_1","volume-title":"mbox","author":"S. Held","year":"2003","unstructured":"S. Held et al mbox . 2003 . Clock scheduling and clocktree construction for high performance ASICs (ICCAD) . 232--239. S. Held et almbox. 2003. Clock scheduling and clocktree construction for high performance ASICs (ICCAD). 232--239."},{"key":"e_1_3_2_1_10_1","volume-title":"mbox","author":"Huang Chau-Chin","year":"2016","unstructured":"Chau-Chin Huang mbox . 2016 . Timing-driven Cell Placement Optimization for Early Slack Histogram Compression (DAC) . 81:1--81:6. Chau-Chin Huang et almbox. 2016. Timing-driven Cell Placement Optimization for Early Slack Histogram Compression (DAC). 81:1--81:6."},{"key":"e_1_3_2_1_11_1","volume-title":"mbox","author":"Kim Myung-Chul","year":"2015","unstructured":"Myung-Chul Kim mbox . 2015 . ICCAD-2015 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite (ICCAD) . 921--926. Myung-Chul Kim et almbox. 2015. ICCAD-2015 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite (ICCAD). 921--926."},{"key":"e_1_3_2_1_12_1","volume-title":"Markov","author":"Lee Dong-Jin","year":"2011","unstructured":"Dong-Jin Lee and Igor L . Markov . 2011 . Multilevel tree fusion for robust clock networks (ICCAD) . 632--639. Dong-Jin Lee and Igor L. Markov. 2011. Multilevel tree fusion for robust clock networks (ICCAD). 632--639."},{"unstructured":"Jianchao Lu and Baris. Taskin. 2009. Post-CTS clock skew scheduling with limited delay buffering (MWSCAS). 224--227.  Jianchao Lu and Baris. Taskin. 2009. Post-CTS clock skew scheduling with limited delay buffering (MWSCAS). 224--227.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"crossref","unstructured":"Tarun Mittal and Cheng-Kok Koh. 2011. Cross link insertion for improving tolerance to variations in clock network synthesis (ISPD). 29--36.  Tarun Mittal and Cheng-Kok Koh. 2011. Cross link insertion for improving tolerance to variations in clock network synthesis (ISPD). 29--36.","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1960397.1960407"},{"unstructured":"NGSPICE. 2012. [Available Online] http:\/\/ngspice.sourceforge.net\/. (2012).  NGSPICE. 2012. [Available Online] http:\/\/ngspice.sourceforge.net\/. (2012).","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","volume-title":"mbox","author":"Anand Rajaram","year":"2004","unstructured":"Anand Rajaram et al mbox . 2004 . Reducing clock skew variability via cross links (DAC) . 18--23. Anand Rajaram et almbox. 2004. Reducing clock skew variability via cross links (DAC). 18--23."},{"key":"e_1_3_2_1_17_1","volume-title":"mbox","author":"Anand Rajaram","year":"2005","unstructured":"Anand Rajaram et al mbox . 2005 . Improved algorithms for link-based non-tree clock networks for skew variability reduction (ISPD) . 55--62. Anand Rajaram et almbox. 2005. Improved algorithms for link-based non-tree clock networks for skew variability reduction (ISPD). 55--62."},{"key":"e_1_3_2_1_18_1","volume-title":"mbox","author":"Subhendu Roy","year":"2014","unstructured":"Subhendu Roy et al mbox . 2014 . Clock Tree Resynthesis for Multi-corner Multi-mode Timing Closure (ISPD) . 69--76. Subhendu Roy et almbox. 2014. Clock Tree Resynthesis for Multi-corner Multi-mode Timing Closure (ISPD). 69--76."},{"key":"e_1_3_2_1_19_1","volume-title":"mbox","author":"Hyungjung Seo","year":"2015","unstructured":"Hyungjung Seo et al mbox . 2015 . Synthesis for Power-Aware Clock Spines (ICCAD) . 126--131. Hyungjung Seo et almbox. 2015. Synthesis for Power-Aware Clock Spines (ICCAD). 126--131."},{"key":"e_1_3_2_1_20_1","volume-title":"mbox","author":"Shih Xin-Wei","year":"2010","unstructured":"Xin-Wei Shih mbox . 2010 . High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees (ICCAD) . 452--457. Xin-Wei Shih et almbox. 2010. High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees (ICCAD). 452--457."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1735023.1735058"},{"volume-title":"ISPD 2009 Clock network synthesis contest (ISPD). 149--150","author":"Cliff","unstructured":"Cliff N. Sze et almbox. 2009 . ISPD 2009 Clock network synthesis contest (ISPD). 149--150 . Cliff N. Sze et almbox. 2009. ISPD 2009 Clock network synthesis contest (ISPD). 149--150.","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/567270.567271"},{"unstructured":"R.-S. Tsay. 1991. Exact zero skew (ICCAD). 336--339.  R.-S. Tsay. 1991. Exact zero skew (ICCAD). 336--339.","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","volume-title":"mbox","author":"G. Venkataraman","year":"2005","unstructured":"G. Venkataraman et al mbox . 2005 . Practical techniques to reduce skew and its variations in buffered clock networks (ICCAD) . G. Venkataraman et almbox. 2005. Practical techniques to reduce skew and its variations in buffered clock networks (ICCAD)."},{"key":"e_1_3_2_1_26_1","volume-title":"mbox","author":"Ganesh Venkataraman","year":"2006","unstructured":"Ganesh Venkataraman et al mbox . 2006 . Combinatorial algorithms for fast clock mesh optimization (ICCAD) . 563--567. Ganesh Venkataraman et almbox. 2006. Combinatorial algorithms for fast clock mesh optimization (ICCAD). 563--567."},{"key":"e_1_3_2_1_27_1","volume-title":"mbox","author":"Wang Laung-Terng","year":"2009","unstructured":"Laung-Terng Wang mbox . 2009 . Electronic design automation: synthesis, verification, and test .Morgan Kaufmann . Laung-Terng Wang et almbox. 2009. Electronic design automation: synthesis, verification, and test .Morgan Kaufmann."},{"key":"e_1_3_2_1_28_1","volume-title":"mbox","author":"Linfu Xiao","year":"2010","unstructured":"Linfu Xiao et al mbox . 2010 . Local clock skew minimization using blockage-aware mixed tree-mesh clock network (ICCAD) . 458 -- 462. Linfu Xiao et almbox. 2010. Local clock skew minimization using blockage-aware mixed tree-mesh clock network (ICCAD). 458 -- 462."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"ISPD '20","name":"ISPD '20: International Symposium on Physical Design","location":"Taipei Taiwan"},"container-title":["Proceedings of the 2020 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375559","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3372780.3375559","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3375559","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3375559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:24:05Z","timestamp":1750202645000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375559"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,30]]},"references-count":28,"alternative-id":["10.1145\/3372780.3375559","10.1145\/3372780"],"URL":"https:\/\/doi.org\/10.1145\/3372780.3375559","relation":{},"subject":[],"published":{"date-parts":[[2020,3,30]]},"assertion":[{"value":"2020-03-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}