{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:07:16Z","timestamp":1781885236046,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,30]],"date-time":"2020-03-30T00:00:00Z","timestamp":1585526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,30]]},"DOI":"10.1145\/3372780.3375566","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T21:30:19Z","timestamp":1584739819000},"page":"87-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Design Optimization by Fine-grained Interleaving of Local Netlist Transformations in Lagrangian Relaxation"],"prefix":"10.1145","author":[{"given":"Apostolos","family":"Stefanidis","sequence":"first","affiliation":[{"name":"Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitrios","family":"Mangiras","sequence":"additional","affiliation":[{"name":"Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[{"name":"University of Cyprus, Nicosia, Cyprus"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Chinnery","sequence":"additional","affiliation":[{"name":"Mentor, a Siemens Business, Fremont, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[{"name":"Democritus University of Thrace, Xanthi, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE TCAD","volume":"18","author":"Chen C.-P.","year":"1999"},{"key":"e_1_3_2_1_2_1","volume-title":"TAU workshop 2019","author":"Cheng H-H","year":"2019"},{"key":"e_1_3_2_1_3_1","volume-title":"Vth and Vdd Assignment. In Int. Symp. Low Power Electronics and Design. 149--154","author":"Chinnery D. G."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801231"},{"key":"e_1_3_2_1_5_1","volume-title":"Integration","volume":"66","author":"Fatemi H.","year":"2019"},{"key":"e_1_3_2_1_6_1","volume-title":"Int. Conf. Computer-Aided Design. 326--328","author":"Fishburn J. P."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","volume-title":"Rsyn: An Extensible Physical Synthesis Framework. In Int. Symp. On Physical Design . 33--40","author":"Flach G.","DOI":"10.1145\/3036669.3038249"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"e_1_3_2_1_9_1","volume-title":"Asia and South Pacific Design Automation Conf. 232--237","author":"Han I."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"S. Held. 2009. Gate Sizing for Large Cell-based Designs. In Design Automation and Test in Europe . 827--832.  S. Held. 2009. Gate Sizing for Large Cell-based Designs. In Design Automation and Test in Europe . 827--832.","DOI":"10.1109\/DATE.2009.5090777"},{"key":"e_1_3_2_1_11_1","volume-title":"Gate Sizing For Cell Library-Based Designs. In Design Automation Conf. 847--852","author":"Hu S."},{"key":"e_1_3_2_1_12_1","volume-title":"Design Automation Conf . 424--429","author":"Hu S."},{"key":"e_1_3_2_1_13_1","volume-title":"Int. Symp. Computer, Communication, Control and Automation. 426--429","author":"Huang S."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"L. Lavagno I. Markov G. Martin and L. Scheffer. 2016. Electronic Design Automation for IC Implementation Circuit Design and Process Technology .Taylor and Francis group.  L. Lavagno I. Markov G. Martin and L. Scheffer. 2016. Electronic Design Automation for IC Implementation Circuit Design and Process Technology .Taylor and Francis group.","DOI":"10.1201\/b19714"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"L. Li P. Kang Y. Lu and H. Zhou. 2012. An efficient algorithm for library-based cell-type selection in high-performance. In ICCAD . 226--232.  L. Li P. Kang Y. Lu and H. Zhou. 2012. An efficient algorithm for library-based cell-type selection in high-performance. In ICCAD . 226--232.","DOI":"10.1145\/2429384.2429427"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE J. of Solid-State Circuits","volume":"31","author":"Lillis J.","year":"1996"},{"key":"e_1_3_2_1_17_1","volume-title":"Int. Conf. Computer Design. 210--215","author":"Liu I.-M."},{"key":"e_1_3_2_1_18_1","volume-title":"Timing Closure in Deep Submicron Designs. In Design Automation Conference .","author":"MacDonald N. D.","year":"2010"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"D. Mangiras A. Stefanidis I. Seitanidis C. Nicopoulos and G. Dimitrakopoulos. 2019. Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. IEEE Trans. on CAD (2019).  D. Mangiras A. Stefanidis I. Seitanidis C. Nicopoulos and G. Dimitrakopoulos. 2019. Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. IEEE Trans. on CAD (2019).","DOI":"10.1109\/TCAD.2019.2942001"},{"key":"e_1_3_2_1_20_1","volume-title":"Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization. In Int. Symp. Low Power Electronics and Design . 158--163","author":"Nguyen D."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"e_1_3_2_1_22_1","volume-title":"Int. Symp. Physical Design. 65--72","author":"Reimann T. J."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523439"},{"key":"e_1_3_2_1_24_1","volume-title":"Lagrangian Relaxation Based Gate Sizing With Clock Skew Scheduling - A Fast and Effective Approach. In Int. Symp. Physical Design . 129--137","author":"Sharma A."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"A. Sharma D. Chinnery T. Reimann S. Bhardwaj and C. Chu. 2019. Fast Lagrangian Relaxation Based Multi-Threaded Gate Sizing Using Simple Timing Calibrations. IEEE Trans. on CAD (2019).  A. Sharma D. Chinnery T. Reimann S. Bhardwaj and C. Chu. 2019. Fast Lagrangian Relaxation Based Multi-Threaded Gate Sizing Using Simple Timing Calibrations. IEEE Trans. on CAD (2019).","DOI":"10.1109\/TCAD.2019.2915324"},{"key":"e_1_3_2_1_26_1","volume-title":"Simultaneous Clock and Data Gate Sizing Algorithm with Common Global Objective. In Int. Symp. Physical Design. 145--152","author":"Shklover G."},{"key":"e_1_3_2_1_27_1","volume-title":"Nonconvex Gate Delay Modeling and Delay Optimization. IEEE TCAD","volume":"27","author":"Tennakoon H.","year":"2008"},{"key":"e_1_3_2_1_28_1","volume-title":"Int. Conf. Computer-Aided Design. 697--704","author":"Tu W."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"e_1_3_2_1_30_1","unstructured":"X. Wang W. Liu and M. Yu. 2015. A distinctive O(mn) time algorithm for optimal buffer insertions. (04 2015) 293--297.  X. Wang W. Liu and M. Yu. 2015. A distinctive O(mn) time algorithm for optimal buffer insertions. (04 2015) 293--297."},{"key":"e_1_3_2_1_31_1","volume-title":"Design Automation Conf. 1--6.","author":"Wu P."},{"key":"e_1_3_2_1_32_1","volume-title":"Int. Symp. On VLSI Design, Automation and Test . 287--290","author":"Ho Y.-J.","year":"2008"},{"key":"e_1_3_2_1_33_1","first-page":"4","article-title":"Interleaving buffer insertion and transistor sizing into a single optimization","volume":"6","author":"Jiang Y.","year":"1998","journal-title":"IEEE Trans. VLSI Systems"}],"event":{"name":"ISPD '20: International Symposium on Physical Design","location":"Taipei Taiwan","acronym":"ISPD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375566","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3375566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:24:05Z","timestamp":1750202645000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375566"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,30]]},"references-count":33,"alternative-id":["10.1145\/3372780.3375566","10.1145\/3372780"],"URL":"https:\/\/doi.org\/10.1145\/3372780.3375566","relation":{},"subject":[],"published":{"date-parts":[[2020,3,30]]},"assertion":[{"value":"2020-03-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}