{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:21:15Z","timestamp":1771705275176,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,30]],"date-time":"2020-03-30T00:00:00Z","timestamp":1585526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR001118C0096"],"award-info":[{"award-number":["HR001118C0096"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,30]]},"DOI":"10.1145\/3372780.3375567","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T21:30:19Z","timestamp":1584739819000},"page":"47-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Pseudo-3D Approaches for Commercial-Grade RTL-to-GDS Tool Flow Targeting Monolithic 3D ICs"],"prefix":"10.1145","author":[{"given":"Heechun","family":"Park","sequence":"first","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bon Woong","family":"Ku","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyungwook","family":"Chang","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Da Eun","family":"Shim","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,3,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"OpenCores benchmark suite. http:\/\/www.opencores.org\/.  OpenCores benchmark suite. http:\/\/www.opencores.org\/."},{"key":"e_1_3_2_1_2_1","volume-title":"The Rocket Chip Generator. EECS Department","author":"Asanovic K.","year":"2016","unstructured":"K. Asanovic The Rocket Chip Generator. EECS Department , University of California , Berkeley, Tech . Rep. UCB\/EECS- 2016 --17, 2016. K. Asanovic et al. The Rocket Chip Generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016--17, 2016."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"ICCAD","author":"Chang K.","year":"2016","unstructured":"K. Chang : A Design-aware Partitioning Approach to Monolithic 3D IC with 2D Commercial Tools . In ICCAD , pages 1 -- 8 , 2016 . K. Chang et al. Cascade2D: A Design-aware Partitioning Approach to Monolithic 3D IC with 2D Commercial Tools. In ICCAD, pages 1--8, 2016."},{"issue":"7","key":"e_1_3_2_1_5_1","first-page":"1228","article-title":"NTUplace3","volume":"27","author":"Chen T.","year":"2008","unstructured":"T. Chen NTUplace3 : An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints. TCAD , 27 ( 7 ): 1228 -- 1240 , 2008 . T. Chen et al. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints. TCAD, 27(7):1228--1240, 2008.","journal-title":"TCAD"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643573"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"issue":"3","key":"e_1_3_2_1_8_1","first-page":"346","article-title":"Edge separability-based circuit clustering with application to multilevel circuit partitioning","volume":"23","author":"Cong J.","year":"2004","unstructured":"J. Cong and S. K. Lim . Edge separability-based circuit clustering with application to multilevel circuit partitioning . TCAD , 23 ( 3 ): 346 -- 357 , 2004 . J. Cong and S. K. Lim. Edge separability-based circuit clustering with application to multilevel circuit partitioning. TCAD, 23(3):346--357, 2004.","journal-title":"TCAD"},{"key":"e_1_3_2_1_9_1","first-page":"175","volume-title":"DAC","author":"Fiduccia C. M.","year":"1982","unstructured":"C. M. Fiduccia and R. M. Mattheyses . A Linear-Time Heuristic for Improving Network Partitions . In DAC , pages 175 -- 181 , 1982 . C. M. Fiduccia and R. M. Mattheyses. A Linear-Time Heuristic for Improving Network Partitions. In DAC, pages 175--181, 1982."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"e_1_3_2_1_11_1","first-page":"626","volume-title":"DAC","author":"Goplen B.","year":"2007","unstructured":"B. Goplen and S. Sapatnekar . Placement of 3D ICs with Thermal and Interlayer Via Considerations . In DAC , pages 626 -- 631 , 2007 . B. Goplen and S. Sapatnekar. Placement of 3D ICs with Thermal and Interlayer Via Considerations. In DAC, pages 626--631, 2007."},{"issue":"4","key":"e_1_3_2_1_12_1","first-page":"497","article-title":"TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model","volume":"32","author":"Hsu M.","year":"2013","unstructured":"M. Hsu TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model . TCAD , 32 ( 4 ): 497 -- 509 , 2013 . M. Hsu et al. TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model. TCAD, 32(4):497--509, 2013.","journal-title":"TCAD"},{"issue":"5","key":"e_1_3_2_1_13_1","first-page":"862","article-title":"Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout","volume":"21","author":"Kim D. H.","year":"2013","unstructured":"D. H. Kim Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout . TVLSI , 21 ( 5 ): 862 -- 874 , 2013 . D. H. Kim et al. Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout. TVLSI, 21(5):862--874, 2013.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_14_1","first-page":"90","volume-title":"ISPD","author":"Ku B. W.","year":"2018","unstructured":"B. W. Ku : A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs . In ISPD , pages 90 -- 97 , 2018 . B. W. Ku et al. Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs. In ISPD, pages 90--97, 2018."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872361"},{"issue":"4","key":"e_1_3_2_1_17_1","first-page":"510","article-title":"An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness","volume":"32","author":"Luo G.","year":"2013","unstructured":"G. Luo An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness . TCAD , 32 ( 4 ): 510 -- 523 , 2013 . G. Luo et al. An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness. TCAD, 32(4):510--523, 2013.","journal-title":"TCAD"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"issue":"10","key":"e_1_3_2_1_19_1","first-page":"1716","article-title":"Shrunk-2D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3D ICs","volume":"36","author":"Panth S.","year":"2017","unstructured":"S. Panth Shrunk-2D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3D ICs . TCAD , 36 ( 10 ): 1716 -- 1724 , 2017 . S. Panth et al. Shrunk-2D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3D ICs. TCAD, 36(10):1716--1724, 2017.","journal-title":"TCAD"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"},{"issue":"8","key":"e_1_3_2_1_21_1","first-page":"1398","article-title":"Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model","volume":"27","author":"Spindler P.","year":"2008","unstructured":"P. Spindler Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model . TCAD , 27 ( 8 ): 1398 -- 1411 , 2008 . P. Spindler et al. Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model. TCAD, 27(8):1398--1411, 2008.","journal-title":"TCAD"},{"key":"e_1_3_2_1_22_1","volume-title":"VLSI-TSA","author":"Wong S.","year":"2007","unstructured":"S. Wong Monolithic 3chD Integrated circuits . In VLSI-TSA , 2007 . S. Wong et al. Monolithic 3chD Integrated circuits. In VLSI-TSA, 2007."}],"event":{"name":"ISPD '20: International Symposium on Physical Design","location":"Taipei Taiwan","acronym":"ISPD '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375567","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3372780.3375567","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3375567","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3375567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:24:05Z","timestamp":1750202645000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3375567"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,30]]},"references-count":22,"alternative-id":["10.1145\/3372780.3375567","10.1145\/3372780"],"URL":"https:\/\/doi.org\/10.1145\/3372780.3375567","relation":{},"subject":[],"published":{"date-parts":[[2020,3,30]]},"assertion":[{"value":"2020-03-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}