{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:28:02Z","timestamp":1750220882024,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,30]],"date-time":"2020-03-30T00:00:00Z","timestamp":1585526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,30]]},"DOI":"10.1145\/3372780.3378170","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T21:30:19Z","timestamp":1584739819000},"page":"33-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Advances in Carbon Nanotube Technologies"],"prefix":"10.1145","author":[{"given":"Gage","family":"Hills","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Lau","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tathagata","family":"Srimani","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mindy D.","family":"Bishop","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pritpal","family":"Kanhaiya","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rebecca","family":"Ho","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aya","family":"Amer","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Max M.","family":"Shulaker","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,3,30]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/TNANO.2008.2003438"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/MC.2015.376"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"e_1_3_2_1_4_1","first-page":"470","volume-title":"\"29.8 SHARC: Self-Healing Analog with RRAM and CNFETs.\" In 2019 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"Aya","year":"2019"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/JPROC.2007.911051"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1038\/nnano.2006.52"},{"key":"e_1_3_2_1_7_1","first-page":"28","volume-title":"Rogier Baert et al. \"Extreme scaling enabled by 5 tracks cells: Holistic design-device co-optimization for FinFETs and lateral nanowires.\" In 2016 IEEE International Electron Devices Meeting (IEDM)","author":"Garcia M.","year":"2016"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1126\/sciadv.1601240"},{"doi-asserted-by":"crossref","unstructured":"Calhoun Benton Highsmith and Anantha P. Chandrakasan. \"A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation.\" IEEE journal of solid-state circuits 42 no. 3 (2007):  680--688.  Calhoun Benton Highsmith and Anantha P. Chandrakasan. \"A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation.\" IEEE journal of solid-state circuits 42 no. 3 (2007): 680--688.","key":"e_1_3_2_1_9_1","DOI":"10.1109\/JSSC.2006.891726"},{"volume-title":"Peter Debacker, Alessio Spessot, and Diederik Verkest. \"DTCO exploration for efficient standard cell power rails.\" In Design-Process-Technology Co-optimization for Manufacturability XII","year":"2018","author":"Ryckaert Julien","key":"e_1_3_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1016\/j.mejo.2016.04.006"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/TCAD.2015.2415492"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TNANO.2018.2871841"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1038\/s41586-019-1493-8"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TNANO.2019.2902739"},{"volume-title":"\"1 Kbit 6T SRAM arrays in carbon nanotube FET CMOS.\" In 2019 Symposium on VLSI Technology","year":"2019","author":"Pritpal","key":"e_1_3_2_1_16_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/TED.2019.2945533"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TED.2012.2193129"},{"issue":"12","key":"e_1_3_2_1_19_1","first-page":"10924","article-title":"\"Tunable n-type doping of carbon nanotubes through engineered atomic layer deposition HfOX films","author":"Srimani Tathagata","year":"2018","journal-title":"ACS na"},{"doi-asserted-by":"crossref","unstructured":"Lee C-S. Eric Pop Aaron D. Franklin Wilfried Haensch and H-SP Wong. \"A compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime-Part I: Intrinsic elements.\" IEEE transactions on electron devices 62 no. 9 (2015):  3061--3069.  Lee C-S. Eric Pop Aaron D. Franklin Wilfried Haensch and H-SP Wong. \"A compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime-Part I: Intrinsic elements.\" IEEE transactions on electron devices 62 no. 9 (2015): 3061--3069.","key":"e_1_3_2_1_20_1","DOI":"10.1109\/TED.2015.2457453"},{"doi-asserted-by":"crossref","unstructured":"Patil Nishant Albert Lin Jie Zhang Hai Wei Kyle Anderson H-S. Philip Wong and Subhasish Mitra. \"VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs.\" In 2009 IEEE International Electron Devices Meeting (IEDM) pp. 1--4. IEEE 2009.  Patil Nishant Albert Lin Jie Zhang Hai Wei Kyle Anderson H-S. Philip Wong and Subhasish Mitra. \"VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs.\" In 2009 IEEE International Electron Devices Meeting (IEDM) pp. 1--4. IEEE 2009.","key":"e_1_3_2_1_21_1","DOI":"10.1109\/IEDM.2009.5424295"},{"issue":"1","key":"e_1_3_2_1_22_1","first-page":"190","article-title":"Sensor-to-digital interface built entirely with carbon nanotube FETs","volume":"49","author":"Max","year":"2013","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"Digest of Technical Papers","author":"Max","year":"2014"},{"volume-title":"IEEE","year":"2015","author":"Max","key":"e_1_3_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1038\/nature22994"},{"key":"e_1_3_2_1_26_1","first-page":"132","article-title":"\"30-nm contacted gate pitch back-gate carbon nanotube FETs for Sub-3-nm nodes","volume":"18","author":"Hills Gage","year":"2018","journal-title":"IEEE Transactions on Nanotechnology"},{"volume-title":"Carbon nanotube computing circuitry integrated directly over silicon imager.\" In 2019 Symposium on VLSI Technology","year":"2019","author":"Hills Gage","key":"e_1_3_2_1_27_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/TCAD.2009.2023197"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"ISPD '20","name":"ISPD '20: International Symposium on Physical Design","location":"Taipei Taiwan"},"container-title":["Proceedings of the 2020 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3378170","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372780.3378170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:16Z","timestamp":1750203856000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372780.3378170"}},"subtitle":["From Transistors to a RISC-V Microprocessor"],"short-title":[],"issued":{"date-parts":[[2020,3,30]]},"references-count":28,"alternative-id":["10.1145\/3372780.3378170","10.1145\/3372780"],"URL":"https:\/\/doi.org\/10.1145\/3372780.3378170","relation":{},"subject":[],"published":{"date-parts":[[2020,3,30]]},"assertion":[{"value":"2020-03-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}