{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:26:05Z","timestamp":1750220765605,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,16]],"date-time":"2020-06-16T00:00:00Z","timestamp":1592265600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China","award":["61902136, 61932010"],"award-info":[{"award-number":["61902136, 61932010"]}]},{"name":"Hubei Provincial Natural Science Foundation of China","award":["2019CFB119"],"award-info":[{"award-number":["2019CFB119"]}]},{"name":"National Key Research and Development Program of China","award":["2019YFB1705903"],"award-info":[{"award-number":["2019YFB1705903"]}]},{"name":"Fundamental Research Funds for the Central Universities","award":["2019kfyXJJS090"],"award-info":[{"award-number":["2019kfyXJJS090"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,16]]},"DOI":"10.1145\/3372799.3394362","type":"proceedings-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T15:04:12Z","timestamp":1590764652000},"page":"26-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["ApproxRefresh"],"prefix":"10.1145","author":[{"given":"Jinhua","family":"Cui","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Junwei","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Jianhang","family":"Huang","sequence":"additional","affiliation":[{"name":"Xi'an Jiaotong University, Xi'an, China"}]},{"given":"Haoran","family":"Zhu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Laurence Tianruo","family":"Yang","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology & St. Francis Xavier University, Wuhan, China"}]}],"member":"320","published-online":{"date-parts":[[2020,6,16]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720412"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"Jinhua Cui Youtao Zhang Jianhang Huang Weiguo Wu and Jun Yang. 2018a. ShadowGC: Cooperative Garbage Collection with Multi-Level Buffer for Performance Improvement in NAND Flash-based SSDs. In Design Automation and Test in Europe (DATE). 1247--1252. https:\/\/doi.org\/10.23919\/DATE.2018.8342206    10.23919\/DATE.2018.8342206\nJinhua Cui Youtao Zhang Jianhang Huang Weiguo Wu and Jun Yang. 2018a. ShadowGC: Cooperative Garbage Collection with Multi-Level Buffer for Performance Improvement in NAND Flash-based SSDs. In Design Automation and Test in Europe (DATE). 1247--1252. https:\/\/doi.org\/10.23919\/DATE.2018.8342206","DOI":"10.23919\/DATE.2018.8342206"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2782765"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766156"},{"key":"#cr-split#-e_1_3_2_2_8_1.1","doi-asserted-by":"crossref","unstructured":"Yejia Di Liang Shi Kaijie Wu and Chun Jason Xue. 2016. Exploiting process variation for retention induced refresh minimization on flash memory. In Design Automation and Test in Europe (DATE). 391--396. https:\/\/doi.org\/10.3850\/9783981537079_0343 10.3850\/9783981537079_0343","DOI":"10.3850\/9783981537079_0343"},{"key":"#cr-split#-e_1_3_2_2_8_1.2","doi-asserted-by":"crossref","unstructured":"Yejia Di Liang Shi Kaijie Wu and Chun Jason Xue. 2016. Exploiting process variation for retention induced refresh minimization on flash memory. In Design Automation and Test in Europe (DATE). 391--396. https:\/\/doi.org\/10.3850\/9783981537079_0343","DOI":"10.3850\/9783981537079_0343"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.01.014"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358323"},{"volume-title":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 413--426","author":"Guo Qing","key":"e_1_3_2_2_11_1","unstructured":"Qing Guo , Karin Strauss , Luis Ceze , and Henrique S. Malvar . 2016. High-density image storage using approximate memory cells . In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 413--426 . https:\/\/doi.org\/10.1145\/2872362.2872413 10.1145\/2872362.2872413 Qing Guo, Karin Strauss, Luis Ceze, and Henrique S. Malvar. 2016. High-density image storage using approximate memory cells. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 413--426. https:\/\/doi.org\/10.1145\/2872362.2872413"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299710.3211338"},{"key":"e_1_3_2_2_13_1","volume-title":"Tolerance of Deep Neural Network Against the Bit Error Rate of NAND Flash Memory. In 2019 IEEE International Reliability Physics Symposium (IRPS). IEEE, 1--4.","author":"Hasan Mehedi","year":"2019","unstructured":"Mehedi Hasan and Biswajit Ray . 2019 . Tolerance of Deep Neural Network Against the Bit Error Rate of NAND Flash Memory. In 2019 IEEE International Reliability Physics Symposium (IRPS). IEEE, 1--4. Mehedi Hasan and Biswajit Ray. 2019. Tolerance of Deep Neural Network Against the Bit Error Rate of NAND Flash Memory. In 2019 IEEE International Reliability Physics Symposium (IRPS). IEEE, 1--4."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"volume-title":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 361--373","author":"Jevdjic Djordje","key":"e_1_3_2_2_15_1","unstructured":"Djordje Jevdjic , Karin Strauss , Luis Ceze , and Henrique S. Malvar . 2017. Approximate storage of compressed and encrypted videos . In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 361--373 . https:\/\/doi.org\/10.1145\/3037697.3037718 10.1145\/3037697.3037718 Djordje Jevdjic, Karin Strauss, Luis Ceze, and Henrique S. Malvar. 2017. Approximate storage of compressed and encrypted videos. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 361--373. https:\/\/doi.org\/10.1145\/3037697.3037718"},{"key":"e_1_3_2_2_16_1","volume-title":"USENIX Conference on File and Storage Technologies (FAST). 243--256","author":"Kai Zhao Nanning Zheng","year":"2013","unstructured":"Nanning Zheng Kai Zhao , Wenzhe Zhao , Hongbin Sun , Tong Zhang , Xiaodong Zhang . 2013 . LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives . In USENIX Conference on File and Storage Technologies (FAST). 243--256 . Nanning Zheng Kai Zhao, Wenzhe Zhao, Hongbin Sun, Tong Zhang, Xiaodong Zhang. 2013. LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives. In USENIX Conference on File and Storage Technologies (FAST). 243--256."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317778"},{"key":"e_1_3_2_2_18_1","volume-title":"IEEE Non-Volatile Memory System and Applications Symposium (NVMSA). 1--4. https:\/\/doi.org\/10","author":"Li Qiao","year":"2017","unstructured":"Qiao Li , Liang Shi , Yejia Di , Yajuan Du , Chun Jason Xue , Chengmo Yang , Qingfeng Zhuge , and Edwin H.M. Sha . 2017a. Improving read performance via selective Vpass reduction on high density 3D NAND flash memory . In IEEE Non-Volatile Memory System and Applications Symposium (NVMSA). 1--4. https:\/\/doi.org\/10 .1109\/NVMSA. 2017 .8064482 10.1109\/NVMSA.2017.8064482 Qiao Li, Liang Shi, Yejia Di, Yajuan Du, Chun Jason Xue, Chengmo Yang, Qingfeng Zhuge, and Edwin H.M. Sha. 2017a. Improving read performance via selective Vpass reduction on high density 3D NAND flash memory. In IEEE Non-Volatile Memory System and Applications Symposium (NVMSA). 1--4. https:\/\/doi.org\/10.1109\/NVMSA.2017.8064482"},{"key":"e_1_3_2_2_19_1","volume-title":"The Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 560--565","author":"Li Qiao","year":"2017","unstructured":"Qiao Li , Liang Shi , Chun Jason Xue , Qingfeng Zhuge , and Edwin H.M. Sha . 2017b. Improving LDPC performance via asymmetric sensing level placement on flash memory . In The Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 560--565 . https:\/\/doi.org\/10.1109\/ASPDAC. 2017 .7858383 10.1109\/ASPDAC.2017.7858383 Qiao Li, Liang Shi, Chun Jason Xue, Qingfeng Zhuge, and Edwin H.M. Sha. 2017b. Improving LDPC performance via asymmetric sensing level placement on flash memory. In The Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 560--565. https:\/\/doi.org\/10.1109\/ASPDAC.2017.7858383"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317848"},{"volume-title":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 955--969","author":"Liu Chun Yi","key":"e_1_3_2_2_21_1","unstructured":"Chun Yi Liu , Jagadish B. Kotra , Myoungsoo Jung , Mahmut T. Kandemir , and Chita R. Das . 2019. SOML Read: Rethinking the Read Operation Granularity of 3D NAND SSDs . In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 955--969 . https:\/\/doi.org\/10.1145\/3297858.3304035 10.1145\/3297858.3304035 Chun Yi Liu, Jagadish B. Kotra, Myoungsoo Jung, Mahmut T. Kandemir, and Chita R. Das. 2019. SOML Read: Rethinking the Read Operation Granularity of 3D NAND SSDs. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 955--969. https:\/\/doi.org\/10.1145\/3297858.3304035"},{"key":"e_1_3_2_2_22_1","volume-title":"USENIX Conference on File and Storage Technologies (FAST)","volume":"11","author":"Wu Wei","year":"2012","unstructured":"Ren-shuo Liu, Chia-lin Yang, and Wei Wu . 2012 . Optimizing NAND Flash-Based SSDs via Retention Relaxation . In USENIX Conference on File and Storage Technologies (FAST) , Vol. 11 . 80. Ren-shuo Liu, Chia-lin Yang, and Wei Wu. 2012. Optimizing NAND Flash-Based SSDs via Retention Relaxation. In USENIX Conference on File and Storage Technologies (FAST), Vol. 11. 80."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"e_1_3_2_2_24_1","volume-title":"ACM on Measurement and Analysis of Computing Systems (POMACS). 37. https:\/\/doi.org\/10.1145\/3308809.3308862 arxiv","author":"Luo Yixin","year":"1807","unstructured":"Yixin Luo , Saugate Ghose , Yu Cai , Erich F. Haratsch , and Onur Mutlu . 2018. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation . In ACM on Measurement and Analysis of Computing Systems (POMACS). 37. https:\/\/doi.org\/10.1145\/3308809.3308862 arxiv : 1807 .05140 10.1145\/3308809.3308862 Yixin Luo, Saugate Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. 2018. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation. In ACM on Measurement and Analysis of Computing Systems (POMACS). 37. https:\/\/doi.org\/10.1145\/3308809.3308862 arxiv: 1807.05140"},{"key":"e_1_3_2_2_25_1","volume-title":"IEEE Annual International Reliability Physics Symposium (IRPS). 9--19","author":"Mielke Neal","year":"2008","unstructured":"Neal Mielke , Todd Marquart , Ning Wu , Jeff Kessenich , Hanmant Belgal , Eric Schares , Falgun Trivedi , Evan Goodness , and Leland R. Nevill . 2008. Bit error rate in NAND flash memories . In IEEE Annual International Reliability Physics Symposium (IRPS). 9--19 . https:\/\/doi.org\/10.1109\/RELPHY. 2008 .4558857 10.1109\/RELPHY.2008.4558857 Neal Mielke, Todd Marquart, Ning Wu, Jeff Kessenich, Hanmant Belgal, Eric Schares, Falgun Trivedi, Evan Goodness, and Leland R. Nevill. 2008. Bit error rate in NAND flash memories. In IEEE Annual International Reliability Physics Symposium (IRPS). 9--19. https:\/\/doi.org\/10.1109\/RELPHY.2008.4558857"},{"key":"e_1_3_2_2_26_1","first-page":"25","article-title":"Approximate storage in solid-state memories","volume":"32","author":"Sampson Adrian","year":"2013","unstructured":"Adrian Sampson , Jacob Nelson , Karin Strauss , and Luis Ceze . 2013 . Approximate storage in solid-state memories . ACM Transactions on Computer Systems , Vol. 32 , 3 (2013), 25 -- 36 . https:\/\/doi.org\/10.1145\/2540708.2540712 10.1145\/2540708.2540712 Adrian Sampson, Jacob Nelson, Karin Strauss, and Luis Ceze. 2013. Approximate storage in solid-state memories. ACM Transactions on Computer Systems, Vol. 32, 3 (2013), 25--36. https:\/\/doi.org\/10.1145\/2540708.2540712","journal-title":"ACM Transactions on Computer Systems"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968233"},{"key":"e_1_3_2_2_28_1","volume-title":"International workshop on Storage network architecture and parallel I\/Os (SNAPI).","author":"Sun Hairong","year":"2011","unstructured":"Hairong Sun , Pete Grayson , and Bob Wood . 2011 . Quantifying reliability of solid-state storage from multiple aspects . In International workshop on Storage network architecture and parallel I\/Os (SNAPI). Hairong Sun, Pete Grayson, and Bob Wood. 2011. Quantifying reliability of solid-state storage from multiple aspects. In International workshop on Storage network architecture and parallel I\/Os (SNAPI)."}],"event":{"name":"LCTES '20: 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"London United Kingdom","acronym":"LCTES '20"},"container-title":["The 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394362","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372799.3394362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:08Z","timestamp":1750200068000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394362"}},"subtitle":["Enabling Uncorrectable Data Reuse on Flash Memory with Approximate Read Awareness"],"short-title":[],"issued":{"date-parts":[[2020,6,16]]},"references-count":29,"alternative-id":["10.1145\/3372799.3394362","10.1145\/3372799"],"URL":"https:\/\/doi.org\/10.1145\/3372799.3394362","relation":{},"subject":[],"published":{"date-parts":[[2020,6,16]]},"assertion":[{"value":"2020-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}