{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T03:09:19Z","timestamp":1767841759120,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":73,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,16]],"date-time":"2020-06-16T00:00:00Z","timestamp":1592265600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100014718","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1937419,1942697"],"award-info":[{"award-number":["1937419,1942697"]}],"id":[{"id":"10.13039\/100014718","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,16]]},"DOI":"10.1145\/3372799.3394364","type":"proceedings-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T15:04:12Z","timestamp":1590764652000},"page":"38-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":41,"title":["Compiling Spiking Neural Networks to Neuromorphic Hardware"],"prefix":"10.1145","author":[{"given":"Shihao","family":"Song","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"Adarsha","family":"Balaji","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"Anup","family":"Das","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"Nagarajan","family":"Kandasamy","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"James","family":"Shackleford","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,6,16]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"USENIX Symposium on Operating Systems Design and Implementation (OSDI). 265--283","author":"Abadi Mart'in","year":"2016","unstructured":"Mart'in Abadi , Paul Barham , Jianmin Chen , Zhifeng Chen , Andy Davis , Jeffrey Dean , Matthieu Devin , Sanjay Ghemawat , Geoffrey Irving , Michael Isard , 2016 . Tensorflow: A system for large-scale machine learning . In USENIX Symposium on Operating Systems Design and Implementation (OSDI). 265--283 . Mart'in Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, et almbox. 2016. Tensorflow: A system for large-scale machine learning. In USENIX Symposium on Operating Systems Design and Implementation (OSDI). 265--283."},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6707078"},{"key":"e_1_3_2_2_3_1","volume-title":"Circuits and Architectures. In Workshop on Signal Processing Systems. IEEE, 1--6.","author":"Ankit Aayush","year":"2018","unstructured":"Aayush Ankit , Abhronil Sengupta , and Kaushik Roy . 2018 . Neuromorphic Computing Across the Stack: Devices , Circuits and Architectures. In Workshop on Signal Processing Systems. IEEE, 1--6. Aayush Ankit, Abhronil Sengupta, and Kaushik Roy. 2018. Neuromorphic Computing Across the Stack: Devices, Circuits and Architectures. In Workshop on Signal Processing Systems. IEEE, 1--6."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.44"},{"key":"e_1_3_2_2_5_1","volume-title":"PyCARL: A PyNN Interface for Hardware-Software Co-Simulation of Spiking Neural Network. In International Joint Conference on Neural Networks (IJCNN). IEEE.","author":"Balaji Adarsha","year":"2020","unstructured":"Adarsha Balaji , Prathyusha Adiraju , Hirak J Kashyap , Anup Das , Jeffrey L Krichmar , Nikil D Dutt , and Francky Catthoor . 2020 . PyCARL: A PyNN Interface for Hardware-Software Co-Simulation of Spiking Neural Network. In International Joint Conference on Neural Networks (IJCNN). IEEE. Adarsha Balaji, Prathyusha Adiraju, Hirak J Kashyap, Anup Das, Jeffrey L Krichmar, Nikil D Dutt, and Francky Catthoor. 2020. PyCARL: A PyNN Interface for Hardware-Software Co-Simulation of Spiking Neural Network. In International Joint Conference on Neural Networks (IJCNN). IEEE."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2018.1582"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00043"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2951493"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2951507"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"e_1_3_2_2_11_1","volume-title":"N2D2-Neural Network Design & Deployment. https:\/\/github.com\/CEA-LIST\/N2D2","author":"Bichler O","year":"2017","unstructured":"O Bichler , D Briand , V Gacoin , B Bertelone , T Allenet , and JC Thiele . 2017. N2D2-Neural Network Design & Deployment. https:\/\/github.com\/CEA-LIST\/N2D2 ( 2017 ). O Bichler, D Briand, V Gacoin, B Bertelone, T Allenet, and JC Thiele. 2017. N2D2-Neural Network Design & Deployment. https:\/\/github.com\/CEA-LIST\/N2D2 (2017)."},{"key":"e_1_3_2_2_12_1","volume-title":"Proceedings of the International Workshop organized by the Commision of the European Communities on Modelling and Performance Evaluation of Computer Systems. North-Holland Publishing Co., 57--65","author":"Blazewicz J.","year":"1976","unstructured":"J. Blazewicz . 1976 . Scheduling dependent tasks with different arrival times to meet deadlines . In Proceedings of the International Workshop organized by the Commision of the European Communities on Modelling and Performance Evaluation of Computer Systems. North-Holland Publishing Co., 57--65 . J. Blazewicz. 1976. Scheduling dependent tasks with different arrival times to meet deadlines. In Proceedings of the International Workshop organized by the Commision of the European Communities on Modelling and Performance Evaluation of Computer Systems. North-Holland Publishing Co., 57--65."},{"key":"e_1_3_2_2_13_1","volume-title":"Neuromorphic systems engineering","author":"Boahen Kwabena A","unstructured":"Kwabena A Boahen . 1998. Communicating neuronal ensembles between neuromorphic chips . In Neuromorphic systems engineering . Springer . Kwabena A Boahen. 1998. Communicating neuronal ensembles between neuromorphic chips. In Neuromorphic systems engineering. Springer."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.05.004"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnsys.2015.00151"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.54"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489326"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"e_1_3_2_2_20_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 775--780","author":"Damavandpeyma Morteza","year":"2012","unstructured":"Morteza Damavandpeyma , Sander Stuijk , Twan Basten , Marc Geilen , and Henk Corp oraal. 2012 . Modeling static-order schedules in synchronous dataflow graphs. In Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 775--780 . Morteza Damavandpeyma, Sander Stuijk, Twan Basten, Marc Geilen, and Henk Corporaal. 2012. Modeling static-order schedules in synchronous dataflow graphs. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 775--780."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuron.2004.09.007"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194627"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2013.06.016"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2544375.2544392"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2412137"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2017.12.015"},{"key":"e_1_3_2_2_27_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1217--1222","author":"Das Anup","year":"2018","unstructured":"Anup Das , Yuefeng Wu , Khanh Huynh , Francesco Dell'Anna , Francky Catthoor , and Siebren Schaafsma . 2018 b. Mapping of local and global synapses on spiking neuromorphic hardware. In Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1217--1222 . Anup Das, Yuefeng Wu, Khanh Huynh, Francesco Dell'Anna, Francky Catthoor, and Siebren Schaafsma. 2018b. Mapping of local and global synapses on spiking neuromorphic hardware. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1217--1222."},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_2_2_29_1","first-page":"11","article-title":"PyNN: a common interface for neuronal network simulators","volume":"2","author":"Davison Andrew P","year":"2009","unstructured":"Andrew P Davison , Daniel Br\u00fcderle , Jochen M Eppler , Jens Kremkow , Eilif Muller , Dejan Pecevski , Laurent Perrinet , and Pierre Yger . 2009 . PyNN: a common interface for neuronal network simulators . Frontiers in Neuroinformatics , Vol. 2 (2009), 11 . Andrew P Davison, Daniel Br\u00fcderle, Jochen M Eppler, Jens Kremkow, Eilif Muller, Dejan Pecevski, Laurent Perrinet, and Pierre Yger. 2009. PyNN: a common interface for neuronal network simulators. Frontiers in Neuroinformatics, Vol. 2 (2009), 11.","journal-title":"Frontiers in Neuroinformatics"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2019.2903009"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_3_2_2_33_1","first-page":"145","article-title":"A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"Frenkel Charlotte","year":"2018","unstructured":"Charlotte Frenkel , Martin Lefebvre , Jean-Didier Legat , and David Bol . 2018 . A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS . IEEE Transactions on Biomedical Circuits and Systems , Vol. 13 , 1 (2018), 145 -- 158 . Charlotte Frenkel, Martin Lefebvre, Jean-Didier Legat, and David Bol. 2018. A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS. IEEE Transactions on Biomedical Circuits and Systems, Vol. 13, 1 (2018), 145--158.","journal-title":"IEEE Transactions on Biomedical Circuits and Systems"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2014.00429"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2440102"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2013.01.010"},{"key":"e_1_3_2_2_38_1","volume-title":"Geert Jan Olsder, and Jacob Van Der Woude","author":"Heidergott Bernd","year":"2014","unstructured":"Bernd Heidergott , Geert Jan Olsder, and Jacob Van Der Woude . 2014 . Max Plus at work: modeling and analysis of synchronized systems: a course on Max-Plus algebra and its applications. Princeton University Press . Bernd Heidergott, Geert Jan Olsder, and Jacob Van Der Woude. 2014. Max Plus at work: modeling and analysis of synchronized systems: a course on Max-Plus algebra and its applications. Princeton University Press."},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062260"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173205"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783724"},{"key":"e_1_3_2_2_42_1","volume-title":"The CIFAR-10 dataset. online: http:\/\/www. cs. toronto. edu\/kriz\/cifar. html","author":"Krizhevsky Alex","year":"2014","unstructured":"Alex Krizhevsky , Vinod Nair , and Geoffrey Hinton . 2014. The CIFAR-10 dataset. online: http:\/\/www. cs. toronto. edu\/kriz\/cifar. html , Vol. 55 ( 2014 ). Alex Krizhevsky, Vinod Nair, and Geoffrey Hinton. 2014. The CIFAR-10 dataset. online: http:\/\/www. cs. toronto. edu\/kriz\/cifar. html, Vol. 55 (2014)."},{"key":"e_1_3_2_2_43_1","volume-title":"mbox","author":"LeCun Yann","year":"2015","unstructured":"Yann LeCun mbox . 2015 b. LeNet-5, convolutional neural networks. URL : http:\/\/yann. lecun. com\/exdb\/lenet, Vol. 20 (2015), 5. Yann LeCun et almbox. 2015b. LeNet-5, convolutional neural networks. URL: http:\/\/yann. lecun. com\/exdb\/lenet, Vol. 20 (2015), 5."},{"key":"e_1_3_2_2_44_1","volume-title":"Nature","volume":"521","author":"LeCun Yann","year":"2015","unstructured":"Yann LeCun , Yoshua Bengio , and Geoffrey Hinton . 2015 a. Deep learning . Nature , Vol. 521 , 7553 (2015), 436. Yann LeCun, Yoshua Bengio, and Geoffrey Hinton. 2015a. Deep learning. Nature, Vol. 521, 7553 (2015), 436."},{"key":"e_1_3_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_2_46_1","first-page":"64","article-title":"A system-level simulator for RRAM-based neuromorphic computing chips","volume":"15","author":"Fei Lee Matthew Kay","year":"2019","unstructured":"Matthew Kay Fei Lee , Yingnan Cui , Thannirmalai Somu , Tao Luo , Jun Zhou , Wai Teng Tang , Weng-Fai Wong , and Rick Siow Mong Goh . 2019 . A system-level simulator for RRAM-based neuromorphic computing chips . ACM Transactions on Architecture and Code Optimization (TACO) , Vol. 15 , 4 (2019), 64 . Matthew Kay Fei Lee, Yingnan Cui, Thannirmalai Somu, Tao Luo, Jun Zhou, Wai Teng Tang, Weng-Fai Wong, and Rick Siow Mong Goh. 2019. A system-level simulator for RRAM-based neuromorphic computing chips. ACM Transactions on Architecture and Code Optimization (TACO), Vol. 15, 4 (2019), 64.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_2_47_1","volume-title":"Neural Networks","volume":"10","author":"Maass Wolfgang","year":"1997","unstructured":"Wolfgang Maass . 1997 . Networks of spiking neurons: the third generation of neural network models . Neural Networks , Vol. 10 , 9 (1997). Wolfgang Maass. 1997. Networks of spiking neurons: the third generation of neural network models. Neural Networks, Vol. 10, 9 (1997)."},{"key":"e_1_3_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1162\/089976602760407955"},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998166"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/51.932728"},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/83710"},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2881432"},{"key":"e_1_3_2_2_54_1","volume-title":"et almbox","author":"Paszke Adam","year":"2019","unstructured":"Adam Paszke , Sam Gross , Francisco Massa , Adam Lerer , James Bradbury , Gregory Chanan , Trevor Killeen , Zeming Lin , Natalia Gimelshein , Luca Antiga , et almbox . 2019 . PyTorch: An imperative style, high-performance deep learning library. In Advances in Neural Information Processing Systems (NeurIPS) . 8024--8035. Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, et almbox. 2019. PyTorch: An imperative style, high-performance deep learning library. In Advances in Neural Information Processing Systems (NeurIPS). 8024--8035."},{"key":"e_1_3_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627625"},{"key":"e_1_3_2_2_56_1","volume-title":"et almbox","author":"Reddi Vijay Janapa","year":"2019","unstructured":"Vijay Janapa Reddi , Christine Cheng , David Kanter , Peter Mattson , Guenther Schmuelling , Carole-Jean Wu , Brian Anderson , Maximilien Breughe , Mark Charlebois , William Chou , et almbox . 2019 . Mlperf inference benchmark. arXiv preprint arXiv:1911.02549 (2019). Vijay Janapa Reddi, Christine Cheng, David Kanter, Peter Mattson, Guenther Schmuelling, Carole-Jean Wu, Brian Anderson, Maximilien Breughe, Mark Charlebois, William Chou, et almbox. 2019. Mlperf inference benchmark. arXiv preprint arXiv:1911.02549 (2019)."},{"key":"e_1_3_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272131"},{"key":"e_1_3_2_2_58_1","volume-title":"2020 a. DFSynthesizer: A tool for data-flow based analysis of SNNs on neuromorphic hardware. https:\/\/github.com\/drexel-DISCO\/DFSynthesizer Retrieved","author":"Song Shihao","year":"2020","unstructured":"Shihao Song , Adarsha Balaji , Anup Das , Nagarajan Kandasamy , and James Shackleford . 2020 a. DFSynthesizer: A tool for data-flow based analysis of SNNs on neuromorphic hardware. https:\/\/github.com\/drexel-DISCO\/DFSynthesizer Retrieved April , 2020 from Shihao Song, Adarsha Balaji, Anup Das, Nagarajan Kandasamy, and James Shackleford. 2020 a. DFSynthesizer: A tool for data-flow based analysis of SNNs on neuromorphic hardware. https:\/\/github.com\/drexel-DISCO\/DFSynthesizer Retrieved April, 2020 from"},{"key":"e_1_3_2_2_59_1","volume-title":"Exploiting Inter- and Intra-Memory Asymmetries for Data Mapping in Hybrid Tiered-Memories. In ACM International Symposium on Memory Management (ISMM).","author":"Song Shihao","year":"2020","unstructured":"Shihao Song , Anup Das , and Nagarajan Kandasamy . 2020 b . Exploiting Inter- and Intra-Memory Asymmetries for Data Mapping in Hybrid Tiered-Memories. In ACM International Symposium on Memory Management (ISMM). Shihao Song, Anup Das, and Nagarajan Kandasamy. 2020 b. Exploiting Inter- and Intra-Memory Asymmetries for Data Mapping in Hybrid Tiered-Memories. In ACM International Symposium on Memory Management (ISMM)."},{"key":"e_1_3_2_2_60_1","volume-title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories. ACM Transactions in Embedded Computing (TECS) 5s","author":"Song Shihao","year":"2019","unstructured":"Shihao Song , Anup Das , Onur Mutlu , and Nagarajan Kandasamy . 2019. Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories. ACM Transactions in Embedded Computing (TECS) 5s ( 2019 ), 1--25. Shihao Song, Anup Das, Onur Mutlu, and Nagarajan Kandasamy. 2019. Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories. ACM Transactions in Embedded Computing (TECS) 5s (2019), 1--25."},{"key":"e_1_3_2_2_61_1","volume-title":"Improving Phase Change Memory Performance with Data Content Aware Access. In ACM International Symposium on Memory Management (ISMM).","author":"Song Shihao","year":"2020","unstructured":"Shihao Song , Anup Das , Onur Mutlu , and Nagarajan Kandasamy . 2020 c . Improving Phase Change Memory Performance with Data Content Aware Access. In ACM International Symposium on Memory Management (ISMM). Shihao Song, Anup Das, Onur Mutlu, and Nagarajan Kandasamy. 2020 c. Improving Phase Change Memory Performance with Data Content Aware Access. In ACM International Symposium on Memory Management (ISMM)."},{"key":"e_1_3_2_2_62_1","volume-title":"Striving for simplicity: The all convolutional net. arXiv preprint arXiv:1412.6806","author":"Springenberg Jost Tobias","year":"2014","unstructured":"Jost Tobias Springenberg , Alexey Dosovitskiy , Thomas Brox , and Martin Riedmiller . 2014. Striving for simplicity: The all convolutional net. arXiv preprint arXiv:1412.6806 ( 2014 ). Jost Tobias Springenberg, Alexey Dosovitskiy, Thomas Brox, and Martin Riedmiller. 2014. Striving for simplicity: The all convolutional net. arXiv preprint arXiv:1412.6806 (2014)."},{"key":"e_1_3_2_2_63_1","unstructured":"S. Sriram and S.S. Bhattacharyya. 2000. Embedded Multiprocessors; Scheduling and Synchronization. Marcel Dekker.  S. Sriram and S.S. Bhattacharyya. 2000. Embedded Multiprocessors; Scheduling and Synchronization. Marcel Dekker."},{"key":"e_1_3_2_2_64_1","volume-title":"Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs. In Euromicro Conference on Real-Time Systems.","author":"Stemmer Ralf","year":"2020","unstructured":"Ralf Stemmer , Hai-Dang Vu , Kim Gr\u00fcttner , S\u00e9bastien Le Nours , Wolfgang Nebel , and S\u00e9bastien Pillement . 2020 . Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs. In Euromicro Conference on Real-Time Systems. Ralf Stemmer, Hai-Dang Vu, Kim Gr\u00fcttner, S\u00e9bastien Le Nours, Wolfgang Nebel, and S\u00e9bastien Pillement. 2020. Towards Probabilistic Timing Analysis for SDFGs on Tile Based Heterogeneous MPSoCs. In Euromicro Conference on Real-Time Systems."},{"key":"e_1_3_2_2_65_1","volume-title":"Design Automation Conference (DAC). ACM, 777--782","author":"Stuijk Sander","year":"2007","unstructured":"Sander Stuijk , Twan Basten , MCW Geilen , and Henk Corp oraal. 2007 . Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs . In Design Automation Conference (DAC). ACM, 777--782 . Sander Stuijk, Twan Basten, MCW Geilen, and Henk Corporaal. 2007. Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In Design Automation Conference (DAC). ACM, 777--782."},{"key":"e_1_3_2_2_66_1","volume-title":"Design Automation Conference (DAC). ACM, 899--904","author":"Stuijk S.","unstructured":"S. Stuijk , M. Geilen , and T. Basten . 2006 a. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs . In Design Automation Conference (DAC). ACM, 899--904 . S. Stuijk, M. Geilen, and T. Basten. 2006 a. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs. In Design Automation Conference (DAC). ACM, 899--904."},{"key":"e_1_3_2_2_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147138"},{"key":"e_1_3_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744795"},{"key":"e_1_3_2_2_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2018.2829924"},{"key":"e_1_3_2_2_70_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"e_1_3_2_2_71_1","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201700875"},{"key":"e_1_3_2_2_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"e_1_3_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.15"}],"event":{"name":"LCTES '20: 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","location":"London United Kingdom","acronym":"LCTES '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["The 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372799.3394364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:09Z","timestamp":1750200069000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394364"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,16]]},"references-count":73,"alternative-id":["10.1145\/3372799.3394364","10.1145\/3372799"],"URL":"https:\/\/doi.org\/10.1145\/3372799.3394364","relation":{},"subject":[],"published":{"date-parts":[[2020,6,16]]},"assertion":[{"value":"2020-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}