{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:26:06Z","timestamp":1750220766748,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,16]],"date-time":"2020-06-16T00:00:00Z","timestamp":1592265600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["13\/RC\/2094"],"award-info":[{"award-number":["13\/RC\/2094"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]},{"name":"H2020 Marie Sk?odowska-Curie Actions","award":["754489"],"award-info":[{"award-number":["754489"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,16]]},"DOI":"10.1145\/3372799.3394368","type":"proceedings-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T15:04:12Z","timestamp":1590764652000},"page":"141-145","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Beyond Base-2 Logarithmic Number Systems (WiP Paper)"],"prefix":"10.1145","author":[{"given":"Syed Asad","family":"Alam","sequence":"first","affiliation":[{"name":"Trinity College Dublin, The University of Dublin, Dublin, Ireland"}]},{"given":"David","family":"Gregg","sequence":"additional","affiliation":[{"name":"Trinity College Dublin & The University of Dublin, Dublin, Ireland"}]}],"member":"320","published-online":{"date-parts":[[2020,6,16]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_2_1_1","DOI":"10.1155\/2014\/217495"},{"volume-title":"Proc. IEEE Nordic Circuits Syst. Conf. (NorCAS): NORCHIP and Int. Symp. of Syst.-on-Chip (SoC). 1--6.","author":"Arnold M.","unstructured":"M. Arnold , E. Chester , J. Cowles , and C. Johnson . 2019. Optimizing Mitchell's Method for Approximate Logarithmic Addition via Base Selection with Application to Back-Propagation . In Proc. IEEE Nordic Circuits Syst. Conf. (NorCAS): NORCHIP and Int. Symp. of Syst.-on-Chip (SoC). 1--6. M. Arnold, E. Chester, J. Cowles, and C. Johnson. 2019. Optimizing Mitchell's Method for Approximate Logarithmic Addition via Base Selection with Application to Back-Propagation. In Proc. IEEE Nordic Circuits Syst. Conf. (NorCAS): NORCHIP and Int. Symp. of Syst.-on-Chip (SoC). 1--6.","key":"e_1_3_2_2_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_3_1","DOI":"10.5555\/784895.785090"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_4_1","DOI":"10.1109\/12.156547"},{"key":"e_1_3_2_2_5_1","volume-title":"Proc. Int. Workshop Power Timing Modeling Optimization Simulation.","volume":"4644","author":"Basetas C.","unstructured":"C. Basetas , I. Kouretas , and V. Paliouras . 2007. Low-Power Digital Filtering Based on the Logarithmic Number System . In Proc. Int. Workshop Power Timing Modeling Optimization Simulation. Vol. 4644 . 546--555. C. Basetas, I. Kouretas, and V. Paliouras. 2007. Low-Power Digital Filtering Based on the Logarithmic Number System. In Proc. Int. Workshop Power Timing Modeling Optimization Simulation. Vol. 4644. 546--555."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_6_1","DOI":"10.1109\/MM.2018.022071131"},{"unstructured":"M. Courbariaux Y. Bengio and J. P. David. 2014. Training deep neural networks with low precision multiplications. arxiv: 1412.7024  M. Courbariaux Y. Bengio and J. P. David. 2014. Training deep neural networks with low precision multiplications. arxiv: 1412.7024","key":"e_1_3_2_2_7_1"},{"key":"e_1_3_2_2_8_1","first-page":"1","article-title":"Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations","volume":"18","author":"Hubara Itay","year":"2017","unstructured":"Itay Hubara , M. Courbariaux , D. Soudry , R. El-Yaniv , and Y. Bengio . 2017 . Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations . ACM J. Mach. Learn. Res. , Vol. 18 , 1 (Jan. 2017), 6869--6898. Itay Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio. 2017. Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations. ACM J. Mach. Learn. Res., Vol. 18, 1 (Jan. 2017), 6869--6898.","journal-title":"ACM J. Mach. Learn. Res."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_9_1","DOI":"10.1049\/iet-cdt:20070080"},{"key":"e_1_3_2_2_10_1","first-page":"2","article-title":"Digital Filtering using Logarithmic Arithmetic","volume":"7","author":"Kingsbury N. G.","year":"1971","unstructured":"N. G. Kingsbury and P. J. W. Rayner . 1971 . Digital Filtering using Logarithmic Arithmetic . Electron. Lett. , Vol. 7 , 2 (Jan. 1971), 56--58. N. G. Kingsbury and P. J. W. Rayner. 1971. Digital Filtering using Logarithmic Arithmetic. Electron. Lett., Vol. 7, 2 (Jan. 1971), 56--58.","journal-title":"Electron. Lett."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_11_1","DOI":"10.1109\/TC.2012.111"},{"volume-title":"Proc. IEEE Int. Conf. Acoust. Speech Signal Process. 5900--5904","author":"Lee E. H.","unstructured":"E. H. Lee , D. Miyashita , E. Chai , B. Murmann , and S. S. Wong . 2017. LogNet: Energy-efficient neural networks using logarithmic computation . In Proc. IEEE Int. Conf. Acoust. Speech Signal Process. 5900--5904 . E. H. Lee, D. Miyashita, E. Chai, B. Murmann, and S. S. Wong. 2017. LogNet: Energy-efficient neural networks using logarithmic computation. In Proc. IEEE Int. Conf. Acoust. Speech Signal Process. 5900--5904.","key":"e_1_3_2_2_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_13_1","DOI":"10.1109\/31.101268"},{"key":"e_1_3_2_2_14_1","first-page":"171","article-title":"A new hardware implementation of base 2 logarithm for FPGA","volume":"3","author":"Mansour A.M.","year":"2015","unstructured":"A.M. Mansour , A.M. El-Sawy , M.S. Aziz , and A. T. Sayed . 2015 . A new hardware implementation of base 2 logarithm for FPGA . Int. J. Signal Proc. Syst. , Vol. 3 , 2 (2015), 171 -- 181 . A.M. Mansour, A.M. El-Sawy, M.S. Aziz, and A. T. Sayed. 2015. A new hardware implementation of base 2 logarithm for FPGA. Int. J. Signal Proc. Syst., Vol. 3, 2 (2015), 171--181.","journal-title":"Int. J. Signal Proc. Syst."},{"unstructured":"Daisuke Miyashita Edward H. Lee and Boris Murmann. [n. d.]. Convolutional neural networks using logarithmic data representation. arxiv: cs.NE\/1603.01025v2  Daisuke Miyashita Edward H. Lee and Boris Murmann. [n. d.]. Convolutional neural networks using logarithmic data representation. arxiv: cs.NE\/1603.01025v2","key":"e_1_3_2_2_15_1"},{"key":"e_1_3_2_2_16_1","volume-title":"Proc. Int. Workshop Power Timing Modeling Optimization Simulation","volume":"1918","author":"Paliouras V.","unstructured":"V. Paliouras and T. Stouraitis . 2000. Logarithmic number system for low-power arithmetic . In Proc. Int. Workshop Power Timing Modeling Optimization Simulation , Vol. 1918 . 285--294. V. Paliouras and T. Stouraitis. 2000. Logarithmic number system for low-power arithmetic. In Proc. Int. Workshop Power Timing Modeling Optimization Simulation, Vol. 1918. 285--294."},{"key":"e_1_3_2_2_17_1","first-page":"5","article-title":"A fixed-point neural network architecture for speech applications on resource constrained hardware","volume":"90","author":"Shah M.","year":"2018","unstructured":"M. Shah , S. Arunachalam , S. Wang , D. Blaauw , D. Sylvester , H. S. Kim , J. s. Seo , and C. Chakrabarti . 2018 . A fixed-point neural network architecture for speech applications on resource constrained hardware . J. Signal Process. Syst. , Vol. 90 , 5 (May 2018), 727--741. M. Shah, S. Arunachalam, S. Wang, D. Blaauw, D. Sylvester, H. S. Kim, J. s. Seo, and C. Chakrabarti. 2018. A fixed-point neural network architecture for speech applications on resource constrained hardware. J. Signal Process. Syst., Vol. 90, 5 (May 2018), 727--741.","journal-title":"J. Signal Process. Syst."},{"unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arxiv: 1409.1556  Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arxiv: 1409.1556","key":"e_1_3_2_2_18_1"},{"key":"e_1_3_2_2_19_1","first-page":"4","article-title":"Considering the alternatives in low-power design","volume":"17","author":"Stouraitis T.","year":"2002","unstructured":"T. Stouraitis and V. Paliouras . 2002 . Considering the alternatives in low-power design . IEEE Circuits Syst. Mag. , Vol. 17 , 4 (Aug. 2002), 22--29. T. Stouraitis and V. Paliouras. 2002. Considering the alternatives in low-power design. IEEE Circuits Syst. Mag., Vol. 17, 4 (Aug. 2002), 22--29.","journal-title":"IEEE Circuits Syst. Mag."},{"volume-title":"Proc. Advances in Neural Information Processing Syst. 4901--4910","author":"Sun X.","unstructured":"X. Sun , J. Choi , C. Y Chen , N. Wang , S. Venkataramani , V. Srinivasan , X. Cui , W. Zhang , and K. Gopalakrishnan . 2019. Hybrid 8-bit Floating Point (HFP8) Training and Inference for Deep Neural Networks . In Proc. Advances in Neural Information Processing Syst. 4901--4910 . X. Sun, J. Choi, C. Y Chen, N. Wang, S. Venkataramani, V. Srinivasan, X. Cui, W. Zhang, and K. Gopalakrishnan. 2019. Hybrid 8-bit Floating Point (HFP8) Training and Inference for Deep Neural Networks. In Proc. Advances in Neural Information Processing Syst. 4901--4910.","key":"e_1_3_2_2_20_1"},{"doi-asserted-by":"crossref","unstructured":"E.E. Swartzlander  Jr. and A.G. Alexopoulos. 1975. The Sign\/Logarithm Number System. IEEE Trans. Comput. Vol. C-24 12 (Dec. 1975) 1238--1242.  E.E. Swartzlander Jr. and A.G. Alexopoulos. 1975. The Sign\/Logarithm Number System. IEEE Trans. Comput. Vol. C-24 12 (Dec. 1975) 1238--1242.","key":"e_1_3_2_2_21_1","DOI":"10.1109\/T-C.1975.224172"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_22_1","DOI":"10.1109\/TC.2007.70791"},{"volume-title":"Proc. Deep Learning and Unsupervised Feature Learning Workshop, NIPS.","author":"Vanhoucke V.","unstructured":"V. Vanhoucke , A. Senior , and M. Z. Mao . 2011. Improving the speed of neural networks on CPUs . In Proc. Deep Learning and Unsupervised Feature Learning Workshop, NIPS. V. Vanhoucke, A. Senior, and M. Z. Mao. 2011. Improving the speed of neural networks on CPUs. In Proc. Deep Learning and Unsupervised Feature Learning Workshop, NIPS.","key":"e_1_3_2_2_23_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_24_1","DOI":"10.1109\/JPROC.2002.805823"}],"event":{"sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"LCTES '20","name":"LCTES '20: 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","location":"London United Kingdom"},"container-title":["The 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394368","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372799.3394368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:09Z","timestamp":1750200069000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394368"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,16]]},"references-count":24,"alternative-id":["10.1145\/3372799.3394368","10.1145\/3372799"],"URL":"https:\/\/doi.org\/10.1145\/3372799.3394368","relation":{},"subject":[],"published":{"date-parts":[[2020,6,16]]},"assertion":[{"value":"2020-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}