{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T15:54:08Z","timestamp":1772553248812,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,16]],"date-time":"2020-06-16T00:00:00Z","timestamp":1592265600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,16]]},"DOI":"10.1145\/3372799.3394370","type":"proceedings-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T15:04:12Z","timestamp":1590764652000},"page":"51-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Performance Optimization on big.LITTLE Architectures"],"prefix":"10.1145","author":[{"given":"Willy","family":"Wolff","sequence":"first","affiliation":[{"name":"Lancaster University, Lancaster, United Kingdom"}]},{"given":"Barry","family":"Porter","sequence":"additional","affiliation":[{"name":"Lancaster University, Lancaster, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2020,6,16]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"Scott Allyn. 2020. Jellyfish video. http:\/\/jell.yfish.us\/media\/jellyfish-3-mbps-hd-h264.mkv Retrieved April 2020 from  Scott Allyn. 2020. Jellyfish video. http:\/\/jell.yfish.us\/media\/jellyfish-3-mbps-hd-h264.mkv Retrieved April 2020 from"},{"key":"e_1_3_2_2_2_1","volume-title":"https:\/\/browserbench.org\/Speedometer2.0\/ Retrieved","author":"WebKit Team Apple","year":"2020","unstructured":"Apple WebKit Team . 2018. Speedometer2.0. https:\/\/browserbench.org\/Speedometer2.0\/ Retrieved April , 2020 from Apple WebKit Team. 2018. Speedometer2.0. https:\/\/browserbench.org\/Speedometer2.0\/ Retrieved April, 2020 from"},{"key":"e_1_3_2_2_3_1","volume-title":"Bashir M. Al-Hashimi, and Geoff V. Merrett.","author":"Basireddy Karunakar R.","year":"2019","unstructured":"Karunakar R. Basireddy , Amit Kumar Singh , Bashir M. Al-Hashimi, and Geoff V. Merrett. 2019 . AdaMD: Adaptive Mapping and DVFS for Energy-efficient Heterogeneous Multi-cores. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. PP, X (2019), 1--1. https:\/\/doi.org\/10.1109\/TCAD.2019.2935065 Karunakar R. Basireddy, Amit Kumar Singh, Bashir M. Al-Hashimi, and Geoff V. Merrett. 2019. AdaMD: Adaptive Mapping and DVFS for Energy-efficient Heterogeneous Multi-cores. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. PP, X (2019), 1--1. https:\/\/doi.org\/10.1109\/TCAD.2019.2935065"},{"key":"e_1_3_2_2_4_1","volume-title":"CEUR Workshop Proceedings","volume":"1697","author":"Bolchini Cristiana","year":"2016","unstructured":"Cristiana Bolchini , Stefano Cherubin , Gianluca C. Durelli , Simone Libutti , Antonio Miele , and Marco D. Santambrogio . 2016. A runtime controller for OpenCL applications on heterogeneous system architectures . CEUR Workshop Proceedings , Vol. 1697 , February ( 2016 ), 29--35. https:\/\/doi.org\/10.1145\/3199610.3199614 Cristiana Bolchini, Stefano Cherubin, Gianluca C. Durelli, Simone Libutti, Antonio Miele, and Marco D. Santambrogio. 2016. A runtime controller for OpenCL applications on heterogeneous system architectures. CEUR Workshop Proceedings, Vol. 1697, February (2016), 29--35. https:\/\/doi.org\/10.1145\/3199610.3199614"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.20"},{"key":"e_1_3_2_2_6_1","volume-title":"Characterizing Multi-Core Processors Using Micro-benchmarks. https:\/\/github.com\/ucb-bar\/ccbench\/wiki Retrieved","author":"Celio Christopher","year":"2020","unstructured":"Christopher Celio . 2009. Characterizing Multi-Core Processors Using Micro-benchmarks. https:\/\/github.com\/ucb-bar\/ccbench\/wiki Retrieved April , 2020 from Christopher Celio. 2009. Characterizing Multi-Core Processors Using Micro-benchmarks. https:\/\/github.com\/ucb-bar\/ccbench\/wiki Retrieved April, 2020 from"},{"key":"e_1_3_2_2_7_1","volume-title":"puppeteer. https:\/\/pptr.dev\/ Retrieved","author":"DevTools Team Chrome","year":"2020","unstructured":"Chrome DevTools Team . 2020. puppeteer. https:\/\/pptr.dev\/ Retrieved April , 2020 from Chrome DevTools Team. 2020. puppeteer. https:\/\/pptr.dev\/ Retrieved April, 2020 from"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968459"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2693433.2693440"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114205"},{"key":"e_1_3_2_2_11_1","volume-title":"http:\/\/www.hardkernel.com\/ Retrieved","year":"2020","unstructured":"HardKernel. 2014. Odroid-XU3. http:\/\/www.hardkernel.com\/ Retrieved April , 2020 from HardKernel. 2014. Odroid-XU3. http:\/\/www.hardkernel.com\/ Retrieved April, 2020 from"},{"key":"e_1_3_2_2_12_1","volume-title":"SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News","volume":"34","author":"Henning John L.","year":"2006","unstructured":"John L. Henning . 2006 . SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News , Vol. 34 , 4 (2006), 1--17. https:\/\/doi.org\/10.1145\/1186736.1186737 John L. Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, Vol. 34, 4 (2006), 1--17. https:\/\/doi.org\/10.1145\/1186736.1186737"},{"key":"e_1_3_2_2_13_1","unstructured":"Arm Holdings. 2013. White paper: big.LITTLE Technology: The Future of Mobile.  Arm Holdings. 2013. White paper: big.LITTLE Technology: The Future of Mobile."},{"key":"e_1_3_2_2_14_1","volume-title":"2020 a. CCI-400. https:\/\/www.arm.com\/products\/silicon-ip-system\/corelink-interconnect\/cci-400 Retrieved","author":"Holdings Arm","year":"2020","unstructured":"Arm Holdings . 2020 a. CCI-400. https:\/\/www.arm.com\/products\/silicon-ip-system\/corelink-interconnect\/cci-400 Retrieved April , 2020 from Arm Holdings. 2020 a. CCI-400. https:\/\/www.arm.com\/products\/silicon-ip-system\/corelink-interconnect\/cci-400 Retrieved April, 2020 from"},{"key":"e_1_3_2_2_15_1","volume-title":"2020 b. Cortex-A15. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a15 Retrieved","author":"Holdings Arm","year":"2020","unstructured":"Arm Holdings . 2020 b. Cortex-A15. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a15 Retrieved April , 2020 from Arm Holdings. 2020 b. Cortex-A15. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a15 Retrieved April, 2020 from"},{"key":"e_1_3_2_2_16_1","volume-title":"2020 c. Cortex-A7. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a7 Retrieved","author":"Holdings Arm","year":"2020","unstructured":"Arm Holdings . 2020 c. Cortex-A7. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a7 Retrieved April , 2020 from Arm Holdings. 2020 c. Cortex-A7. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a7 Retrieved April, 2020 from"},{"key":"e_1_3_2_2_17_1","unstructured":"Aamer Jaleel. 2010. Memory characterization of workloads using instrumentation-driven simulation. http:\/\/www.jaleels.org\/ajaleel\/workload\/SPECanalysis.pdf Retrieved April 2020 from  Aamer Jaleel. 2010. Memory characterization of workloads using instrumentation-driven simulation. http:\/\/www.jaleels.org\/ajaleel\/workload\/SPECanalysis.pdf Retrieved April 2020 from"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2015.7208560"},{"key":"e_1_3_2_2_19_1","first-page":"223","volume-title":"Proceedings of the Linux Symposium, 215--230","author":"Pallipadi Venkatesh","year":"2006","unstructured":"Venkatesh Pallipadi and Alexey Starikovskiy . 2006 . The ondemand governor: past, present and future . Proceedings of the Linux Symposium, 215--230 . https:\/\/www.kernel.org\/doc\/ols\/2006\/ols2006v2-pages- 223 -- 238 .pdf Retrieved April, 2020 from Venkatesh Pallipadi and Alexey Starikovskiy. 2006. The ondemand governor: past, present and future. Proceedings of the Linux Symposium, 215--230. https:\/\/www.kernel.org\/doc\/ols\/2006\/ols2006v2-pages-223--238.pdf Retrieved April, 2020 from"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342084"},{"key":"e_1_3_2_2_21_1","volume-title":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2017","volume":"8","author":"Reddy Basireddy Karunakar","year":"2017","unstructured":"Basireddy Karunakar Reddy , Matthew J. Walker , Domenico Balsamo , Stephan Diestelhorst , Bashir M. Al-Hashimi , and Geoff V. Merrett . 2017. Empirical CPU power modelling and estimation in the gem5 simulator . 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2017 , Vol. 2017-Janua (2017), 1-- 8 . https:\/\/doi.org\/10.1109\/PATMOS. 2017 .8106988 Basireddy Karunakar Reddy, Matthew J. Walker, Domenico Balsamo, Stephan Diestelhorst, Bashir M. Al-Hashimi, and Geoff V. Merrett. 2017. Empirical CPU power modelling and estimation in the gem5 simulator. 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation, PATMOS 2017, Vol. 2017-Janua (2017), 1--8. https:\/\/doi.org\/10.1109\/PATMOS.2017.8106988"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3281411.3281422"},{"key":"e_1_3_2_2_23_1","volume-title":"https:\/\/www.samsung.com\/semiconductor\/minisite\/exynos\/products\/mobileprocessor\/exynos-5-octa-5422\/ Retrieved","author":"Exynos","year":"2020","unstructured":"Samsung. 2014. Exynos 5 Octa (5422). https:\/\/www.samsung.com\/semiconductor\/minisite\/exynos\/products\/mobileprocessor\/exynos-5-octa-5422\/ Retrieved April , 2020 from Samsung. 2014. Exynos 5 Octa (5422). https:\/\/www.samsung.com\/semiconductor\/minisite\/exynos\/products\/mobileprocessor\/exynos-5-octa-5422\/ Retrieved April, 2020 from"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126548"},{"key":"e_1_3_2_2_25_1","volume-title":"Proceedings of the 2016 Conference on Design, Automation and Test in Europe (DATE '16)","author":"Sozzo E. Del","unstructured":"E. Del Sozzo , G. C. Durelli , E. M. G. Trainiti , A. Miele , M. D. Santambrogio , and C. Bolchini . 2016. Workload-Aware Power Optimization Strategy for Asymmetric Multiprocessors . In Proceedings of the 2016 Conference on Design, Automation and Test in Europe (DATE '16) . EDA Consortium, San Jose, CA, USA, 531--534. E. Del Sozzo, G. C. Durelli, E. M. G. Trainiti, A. Miele, M. D. Santambrogio, and C. Bolchini. 2016. Workload-Aware Power Optimization Strategy for Asymmetric Multiprocessors. In Proceedings of the 2016 Conference on Design, Automation and Test in Europe (DATE '16). EDA Consortium, San Jose, CA, USA, 531--534."},{"key":"e_1_3_2_2_26_1","unstructured":"Ashley Stevens. 2013. White paper: Introduction to AMBA\u00ae 4 ACE? and big.LITTLE? Processing Technology.  Ashley Stevens. 2013. White paper: Introduction to AMBA\u00ae 4 ACE? and big.LITTLE? Processing Technology."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078633.3081040"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00048"}],"event":{"name":"LCTES '20: 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","location":"London United Kingdom","acronym":"LCTES '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["The 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394370","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372799.3394370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:09Z","timestamp":1750200069000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372799.3394370"}},"subtitle":["A Memory-latency Aware Approach"],"short-title":[],"issued":{"date-parts":[[2020,6,16]]},"references-count":28,"alternative-id":["10.1145\/3372799.3394370","10.1145\/3372799"],"URL":"https:\/\/doi.org\/10.1145\/3372799.3394370","relation":{},"subject":[],"published":{"date-parts":[[2020,6,16]]},"assertion":[{"value":"2020-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}