{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:47:17Z","timestamp":1750308437789,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,23]],"date-time":"2019-10-23T00:00:00Z","timestamp":1571788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,23]]},"DOI":"10.1145\/3372938.3373011","type":"proceedings-article","created":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T03:54:01Z","timestamp":1578455641000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Assist and Architecture Requirements for SRAM using a 28nm Silicon Test Vehicle"],"prefix":"10.1145","author":[{"given":"Kenza","family":"Charafeddine","sequence":"first","affiliation":[{"name":"ANISSE team, Mohammed V University in Rabat, Morocco"}]},{"given":"Faissal","family":"Ouardi","sequence":"additional","affiliation":[{"name":"ANISSE team, Mohammed V University in Rabat, Morocco"}]}],"member":"320","published-online":{"date-parts":[[2020,1,7]]},"reference":[{"key":"e_1_3_2_1_1_1","article-title":"Sub-50nm P-channel FinFET","author":"Lee W.","year":"2001","unstructured":"W. Lee ( 2001 ). Sub-50nm P-channel FinFET . IEEE Transactions on Electron Devices. W. Lee et all (2001). Sub-50nm P-channel FinFET. IEEE Transactions on Electron Devices.","journal-title":"IEEE Transactions on Electron Devices."},{"key":"e_1_3_2_1_2_1","first-page":"67","volume-title":"IEDM","author":"Huang X.","year":"1999","unstructured":"X. Huang , IEDM 1999 , p. 67 -- 70 X. Huang et al, IEDM 1999, p.67--70"},{"key":"e_1_3_2_1_3_1","unstructured":"E. Nowak etal (2002). A functional FinFET-DGCMOS SRAM cell IECM.  E. Nowak et al (2002). A functional FinFET-DGCMOS SRAM cell IECM."},{"key":"e_1_3_2_1_4_1","unstructured":"J. Kavalieros etal (2006). Tri-GateTransistor Architecture with High-k Gate Dielectrics Metal Gates and Strain Engineering VLSI Technology.  J. Kavalieros et al (2006). Tri-GateTransistor Architecture with High-k Gate Dielectrics Metal Gates and Strain Engineering VLSI Technology."},{"key":"e_1_3_2_1_5_1","volume-title":"et al","author":"Guo Z.","year":"2005","unstructured":"Z. Guo , B. Nikolic , et al ( 2005 ). FinFET-Based SRAM Design , ISLPED. Z. Guo, B. Nikolic, et al (2005). FinFET-Based SRAM Design, ISLPED."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"J. Gu etal (2006). Width Quantizaiton Aware FinFET Circuit Design CICC.  J. Gu et al (2006). Width Quantizaiton Aware FinFET Circuit Design CICC.","DOI":"10.1109\/CICC.2006.320916"},{"key":"e_1_3_2_1_7_1","volume-title":"IEDM.","author":"Chen W","year":"2012","unstructured":"H. W Chen , Y. Li ( 2012 ). 16nm Multi-gate and Multifin MOSFET Device and SRAM Circuits , IEDM. H.W Chen, Y. Li (2012). 16nm Multi-gate and Multifin MOSFET Device and SRAM Circuits, IEDM."},{"key":"e_1_3_2_1_8_1","unstructured":"M.L. Fan etal (2011). Comparison of 4T and 6T Finfet SRAM cells. ITDM.  M.L. Fan et al (2011). Comparison of 4T and 6T Finfet SRAM cells. ITDM."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"H. Kawasaki etal (2007). FinFET and Process Integration Technology for High Performance LSI in 22nm node and beyond IWJT.  H. Kawasaki et al (2007). FinFET and Process Integration Technology for High Performance LSI in 22nm node and beyond IWJT.","DOI":"10.1109\/IWJT.2007.4279933"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"R. W. Mann etal (2010). Impact of circuit assist methods on margin and performance in 6T SRAM. SSE.  R. W. Mann et al (2010). Impact of circuit assist methods on margin and performance in 6T SRAM. SSE.","DOI":"10.1016\/j.sse.2010.06.009"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"M. Khellah etal (2008). Read and write circuit assist techniques for improving Vccmin of Dense 6T SRAM cell. Circuits Res. Lab. Intel Corp.  M. Khellah et al (2008). Read and write circuit assist techniques for improving Vccmin of Dense 6T SRAM cell. Circuits Res. Lab. Intel Corp.","DOI":"10.1109\/ICICDT.2008.4567275"},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE 29th Intl Conf.","author":"Moradi F.","year":"2011","unstructured":"F. Moradi ( 2011 ). Multi-Level Wordline Driver for low Power SRAMs in nanoscale CMOS technology. Computer Design (ICCD) , IEEE 29th Intl Conf. F. Moradi et al (2011). Multi-Level Wordline Driver for low Power SRAMs in nanoscale CMOS technology. Computer Design (ICCD), IEEE 29th Intl Conf."},{"key":"e_1_3_2_1_13_1","volume-title":"et al","author":"Pilo H.","year":"2006","unstructured":"H. Pilo , et al ( 2006 ). An SRAM Design in 65-nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage. VLSI Circuits . H. Pilo, et al (2006). An SRAM Design in 65-nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage. VLSI Circuits."},{"key":"e_1_3_2_1_14_1","volume-title":"Multistep Wordline control Technology in Hierarchical Cell Architecture for Scaled-down Hugh density SRAMs\". VLSI Circuits\/Technology","author":"Takeda K.","year":"2010","unstructured":"K. Takeda ( 2010 ). \" Multistep Wordline control Technology in Hierarchical Cell Architecture for Scaled-down Hugh density SRAMs\". VLSI Circuits\/Technology . K. Takeda (2010). \"Multistep Wordline control Technology in Hierarchical Cell Architecture for Scaled-down Hugh density SRAMs\". VLSI Circuits\/Technology."},{"key":"e_1_3_2_1_15_1","unstructured":"S. Sharma etal Nanoscale CMOS SRAM: challenges new techniques and technology.  S. Sharma et al. Nanoscale CMOS SRAM: challenges new techniques and technology."},{"key":"e_1_3_2_1_16_1","unstructured":"C. Wann etal (2005). SRAM Cell Design for Stability Methodology. VLSI Technology.  C. Wann et al (2005). SRAM Cell Design for Stability Methodology. VLSI Technology."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.848109"},{"key":"e_1_3_2_1_18_1","volume-title":"Statistical variability and reliability in nanoscale FinFETs. IEDM","author":"Asenov A.","year":"2011","unstructured":"A. Asenov ( 2011 ). Statistical variability and reliability in nanoscale FinFETs. IEDM . A. Asenov (2011). Statistical variability and reliability in nanoscale FinFETs. IEDM."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"H. Pilo etal (2011). A 64Mb SRAM in 32nm HKMG SOI Technology with 0.7V Operation Enbled by Stability Write-Ability&Read-Ability Enhancements. ISSCC.  H. Pilo et al (2011). A 64Mb SRAM in 32nm HKMG SOI Technology with 0.7V Operation Enbled by Stability Write-Ability&Read-Ability Enhancements. ISSCC.","DOI":"10.1109\/ISSCC.2011.5746307"},{"key":"e_1_3_2_1_20_1","unstructured":"J. Kulkarni etal (2012). Capacitive-Coupling Wordline Boosting with Self Induced Vcc Collapse for Write Bmin Reduction in 22nm 8T SRAM. ISSCC.  J. Kulkarni et al (2012). Capacitive-Coupling Wordline Boosting with Self Induced Vcc Collapse for Write Bmin Reduction in 22nm 8T SRAM. ISSCC."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"K.Charafeddine etal (2017). New efficient and accurate method of generation of standard cells liberty files for timing and internal power IEEE ICEIT.  K.Charafeddine et al (2017). New efficient and accurate method of generation of standard cells liberty files for timing and internal power IEEE ICEIT.","DOI":"10.1109\/EITech.2017.8255291"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"M. Shrivastava etal (2011). Towards SOC Development Using FinFET Technology: Challenges Solutions Process Co-Development & Optimization Guidelines. ITED.  M. Shrivastava et al (2011). Towards SOC Development Using FinFET Technology: Challenges Solutions Process Co-Development & Optimization Guidelines. ITED.","DOI":"10.1109\/TED.2011.2123100"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"S. Sinha etal (2012). Exploring Sub-20nm FinFET Design with Predictive Technology Models DAC.  S. Sinha et al (2012). Exploring Sub-20nm FinFET Design with Predictive Technology Models DAC.","DOI":"10.1145\/2228360.2228414"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"K.Charafeddine etal (2017). Fast timing characterization of cells in standard cell library design based on curve fitting IEEE WITS.  K.Charafeddine et al (2017). Fast timing characterization of cells in standard cell library design based on curve fitting IEEE WITS.","DOI":"10.1109\/WITS.2017.7934646"}],"event":{"name":"BDIoT'19: The 4th International Conference On Big Data and Internet of Things","acronym":"BDIoT'19","location":"Rabat Morocco"},"container-title":["Proceedings of the 4th International Conference on Big Data and Internet of Things"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372938.3373011","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3372938.3373011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:58Z","timestamp":1750268998000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3372938.3373011"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,23]]},"references-count":24,"alternative-id":["10.1145\/3372938.3373011","10.1145\/3372938"],"URL":"https:\/\/doi.org\/10.1145\/3372938.3373011","relation":{},"subject":[],"published":{"date-parts":[[2019,10,23]]},"assertion":[{"value":"2020-01-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}