{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T01:43:50Z","timestamp":1776303830761,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,23]],"date-time":"2020-02-23T00:00:00Z","timestamp":1582416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1937592"],"award-info":[{"award-number":["1937592"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,23]]},"DOI":"10.1145\/3373087.3375306","type":"proceedings-article","created":{"date-parts":[[2020,2,24]],"date-time":"2020-02-24T16:44:40Z","timestamp":1582562680000},"page":"40-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":70,"title":["AutoDNNchip"],"prefix":"10.1145","author":[{"given":"Pengfei","family":"Xu","sequence":"first","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Xiaofan","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana-Champaign, IL, USA"}]},{"given":"Cong","family":"Hao","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana-Champaign, IL, USA"}]},{"given":"Yang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Yongan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Yue","family":"Wang","sequence":"additional","affiliation":[{"name":"Rice University, Houson, TX, USA"}]},{"given":"Chaojian","family":"Li","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Zetong","family":"Guan","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign, Urbana-Champaign, IL, USA"}]},{"given":"Yingyan","family":"Lin","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1556","article-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","volume":"1409","author":"Simonyan K.","year":"2014","unstructured":"K. Simonyan and A. Zisserman , \u201c Very Deep Convolutional Networks for Large-Scale Image Recognition ,\u201d CoRR , vol. abs\/ 1409 . 1556 , 2014 . K. Simonyan and A. Zisserman, \u201cVery Deep Convolutional Networks for Large-Scale Image Recognition,\u201d CoRR, vol. abs\/1409.1556, 2014.","journal-title":"CoRR"},{"key":"e_1_3_2_1_2_1","first-page":"5139","article-title":"E2-Train: Training State-of-the-art CNNs with Over 80% Energy Savings","author":"Wang Y.","year":"2019","unstructured":"Y. Wang , Z. Jiang , X. Chen , P. Xu , Y. Zhao , Y. Lin , and Z. Wang , \u201c E2-Train: Training State-of-the-art CNNs with Over 80% Energy Savings ,\u201d in Advances in Neural Information Processing Systems , pp. 5139 -- 5151 , 2019 . Y. Wang, Z. Jiang, X. Chen, P. Xu, Y. Zhao, Y. Lin, and Z. Wang, \u201cE2-Train: Training State-of-the-art CNNs with Over 80% Energy Savings,\u201d in Advances in Neural Information Processing Systems, pp. 5139--5151, 2019.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_1_3_1","first-page":"91","volume-title":"Advances in neural information processing systems","author":"Ren S.","year":"2015","unstructured":"S. Ren , K. He , R. Girshick , and J. Sun , \u201c Faster R-CNN: Towards real-time object detection with region proposal networks ,\u201d in Advances in neural information processing systems , pp. 91 -- 99 , 2015 . S. Ren, K. He, R. Girshick, and J. Sun, \u201cFaster R-CNN: Towards real-time object detection with region proposal networks,\u201d in Advances in neural information processing systems, pp. 91--99, 2015."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2017.7953159"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210240.3210337"},{"key":"e_1_3_2_1_6_1","volume-title":"Advances in Neural Information Processing Systems (Workshop)","author":"Wang Y.","year":"2018","unstructured":"Y. Wang , T. Nguyen , Y. Zhao , Z. Wang , Y. Lin , and R. Baraniuk , \u201c Energynet: Energy-efficient dynamic inference ,\u201d in Advances in Neural Information Processing Systems (Workshop) , 2018 . Y. Wang, T. Nguyen, Y. Zhao, Z. Wang, Y. Lin, and R. Baraniuk, \u201cEnergynet: Energy-efficient dynamic inference,\u201d in Advances in Neural Information Processing Systems (Workshop), 2018."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v34i04.6025"},{"key":"e_1_3_2_1_8_1","volume-title":"Thirty-fifth International Conference on Machine Learning","author":"Wu J.","year":"2018","unstructured":"J. Wu , Y. Wang , Z. Wu , Z. Wang , A. Veeraraghavan , and Y. Lin , \u201c Deep k-Means: Re-Training and Parameter Sharing with Harder Cluster Assignments for Compressing Deep Convolutions ,\u201d in Thirty-fifth International Conference on Machine Learning , 2018 . J. Wu, Y. Wang, Z. Wu, Z. Wang, A. Veeraraghavan, and Y. Lin, \u201cDeep k-Means: Re-Training and Parameter Sharing with Harder Cluster Assignments for Compressing Deep Convolutions,\u201d in Thirty-fifth International Conference on Machine Learning, 2018."},{"key":"e_1_3_2_1_9_1","article-title":"Dual dynamic inference: Enabling more efficient, adaptive and controllable deep inference","author":"Wang Y.","year":"2019","unstructured":"Y. Wang , J. Shen , T.-K. Hu , P. Xu , T. Nguyen , R. Baraniuk , Z. Wang , and Y. Lin , \u201c Dual dynamic inference: Enabling more efficient, adaptive and controllable deep inference ,\u201d IEEE Journal of Selected Topics in Signal Processing , 2019 . Y. Wang, J. Shen, T.-K. Hu, P. Xu, T. Nguyen, R. Baraniuk, Z. Wang, and Y. Lin, \u201cDual dynamic inference: Enabling more efficient, adaptive and controllable deep inference,\u201d IEEE Journal of Selected Topics in Signal Processing, 2019.","journal-title":"IEEE Journal of Selected Topics in Signal Processing"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2016.11"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2060099.2060301"},{"issue":"3","key":"e_1_3_2_1_13_1","first-page":"17","article-title":"Throughput-optimized FPGA accelerator for deep convolutional neural networks","volume":"10","author":"Liu Z.","year":"2017","unstructured":"Z. Liu , Y. Dou , J. Jiang , J. Xu , S. Li , Y. Zhou , and Y. Xu , \u201c Throughput-optimized FPGA accelerator for deep convolutional neural networks ,\u201d ACM Transactions on Reconfigurable Technology and Systems (TRETS) , vol. 10 , no. 3 , p. 17 , 2017 . Z. Liu, Y. Dou, J. Jiang, J. Xu, S. Li, Y. Zhou, and Y. Xu, \u201cThroughput-optimized FPGA accelerator for deep convolutional neural networks,\u201d ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 10, no. 3, p. 17, 2017.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056833"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194597"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050797"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240801"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_19_1","volume-title":"Edge TPU","author":"Google Inc.","year":"2019","unstructured":"Google Inc. , \u201c Edge TPU . \u201d https:\/\/coral.withgoogle.com\/docs\/edgetpu\/faq\/, accessed 2019 -09-01. Google Inc., \u201cEdge TPU. \u201d https:\/\/coral.withgoogle.com\/docs\/edgetpu\/faq\/, accessed 2019-09-01."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351679"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750389"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"e_1_3_2_1_23_1","volume-title":"Vivado High-Level Synthesis","author":"Xinlinx","year":"2019","unstructured":"Xinlinx , \u201c Vivado High-Level Synthesis . \u201d https:\/\/https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html, accessed 2019 -09--16. Xinlinx, \u201cVivado High-Level Synthesis. \u201d https:\/\/https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design.html, accessed 2019-09--16."},{"key":"e_1_3_2_1_24_1","volume-title":"SRC TechCon","volume":"5","author":"Chen D.","year":"2005","unstructured":"D. Chen , J. Cong , Y. Fan , G. Han , W. Jiang , and Z. Zhang , \u201c xpilot: A platform-based behavioral synthesis system ,\u201d SRC TechCon , vol. 5 , 2005 . D. Chen, J. Cong, Y. Fan, G. Han, W. Jiang, and Z. Zhang, \u201cxpilot: A platform-based behavioral synthesis system,\u201d SRC TechCon, vol. 5, 2005."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013353"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132716"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"e_1_3_2_1_28_1","article-title":"Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks","author":"Zhang C.","year":"2018","unstructured":"C. Zhang , G. Sun , Z. Fang , P. Zhou , P. Pan , and J. Cong , \u201c Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks ,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2018 . C. Zhang, G. Sun, Z. Fang, P. Zhou, P. Pan, and J. Cong, \u201cCaffeine: Towards uniformed representation and acceleration for deep convolutional neural networks,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.25"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942127"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00035"},{"key":"e_1_3_2_1_32_1","volume-title":"SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems","author":"Zhang X.","year":"1909","unstructured":"X. Zhang , H. Lu , C. Hao , J. Li , B. Cheng , Y. Li , K. Rupnow , J. Xiong , T. Huang , H. Shi , , \u201c SkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems ,\u201d arXiv preprint arXiv: 1909 .09709, 2019. X. Zhang, H. Lu, C. Hao, J. Li, B. Cheng, Y. Li, K. Rupnow, J. Xiong, T. Huang, H. Shi, et al., \u201cSkyNet: a Hardware-Efficient Method for Object Detection and Tracking on Embedded Systems,\u201d arXiv preprint arXiv:1909.09709, 2019."},{"key":"e_1_3_2_1_33_1","volume-title":"Pixel Phone 2 XL","author":"Google Inc.","year":"2019","unstructured":"Google Inc. , \u201c Pixel Phone 2 XL . \u201d https:\/\/store.google.com\/product\/pixel_3'srp=\/product\/pixel_2\/, accessed 2019 -09-01. Google Inc., \u201cPixel Phone 2 XL. \u201d https:\/\/store.google.com\/product\/pixel_3'srp=\/product\/pixel_2\/, accessed 2019-09-01."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317829"},{"key":"e_1_3_2_1_35_1","volume-title":"MAESTRO: an open-source infrastructure for modeling dataflows within deep learning accelerators","author":"Kwon H.","year":"1805","unstructured":"H. Kwon , M. Pellauer , and T. Krishna , \u201c MAESTRO: an open-source infrastructure for modeling dataflows within deep learning accelerators ,\u201d arXiv preprint arXiv: 1805 .02566, 2018. H. Kwon, M. Pellauer, and T. Krishna, \u201cMAESTRO: an open-source infrastructure for modeling dataflows within deep learning accelerators,\u201d arXiv preprint arXiv:1805.02566, 2018."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_38_1","volume-title":"Avnet Ultra96","author":"Xilinx Inc.","year":"2019","unstructured":"Xilinx Inc. , \u201c Avnet Ultra96 . \u201d https:\/\/www.xilinx.com\/products\/boards-and-kits\/1-vad4rl.html, accessed 2019 -09-01. Xilinx Inc., \u201cAvnet Ultra96. \u201d https:\/\/www.xilinx.com\/products\/boards-and-kits\/1-vad4rl.html, accessed 2019-09-01."},{"key":"e_1_3_2_1_39_1","volume-title":"NVIDIA Jetson TX2","author":"NVIDIA Inc.","year":"2019","unstructured":"NVIDIA Inc. , \u201c NVIDIA Jetson TX2 . \u201d https:\/\/www.nvidia.com\/en-us\/autonomous-machines\/embedded-systems\/jetson-tx2\/, accessed 2019 -09-01. NVIDIA Inc., \u201cNVIDIA Jetson TX2. \u201d https:\/\/www.nvidia.com\/en-us\/autonomous-machines\/embedded-systems\/jetson-tx2\/, accessed 2019-09-01."},{"key":"e_1_3_2_1_40_1","volume-title":"K. Li, and L. Fei-fei, \u201cImagenet: A large-scale hierarchical image database","author":"Deng J.","year":"2009","unstructured":"J. Deng , W. Dong , R. Socher , L. jia Li , K. Li, and L. Fei-fei, \u201cImagenet: A large-scale hierarchical image database ,\u201d in In CVPR , 2009 . J. Deng, W. Dong, R. Socher, L. jia Li, K. Li, and L. Fei-fei, \u201cImagenet: A large-scale hierarchical image database,\u201d in In CVPR, 2009."},{"key":"e_1_3_2_1_41_1","volume-title":"When Accuracy meets Power: 2019 DAC System Design Contest on Low Power Object Detection","author":"Hu J.","year":"2019","unstructured":"J. Hu , J. Goeders , P. Brisk , Y. Wang , G. Luo , and B. Yu , \u201c 2019 DAC system design contest on low power object detection ,\u201d When Accuracy meets Power: 2019 DAC System Design Contest on Low Power Object Detection , 2019 . J. Hu, J. Goeders, P. Brisk, Y. Wang, G. Luo, and B. Yu, \u201c2019 DAC system design contest on low power object detection,\u201d When Accuracy meets Power: 2019 DAC System Design Contest on Low Power Object Detection, 2019."},{"key":"e_1_3_2_1_42_1","first-page":"1097","volume-title":"Advances in Neural Information Processing Systems 25","author":"Krizhevsky A.","year":"2012","unstructured":"A. Krizhevsky , I. Sutskever , and G. E. Hinton , \u201c ImageNet Classification with Deep Convolutional Neural Networks ,\u201d in Advances in Neural Information Processing Systems 25 (F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger, eds.), pp. 1097 -- 1105 , Curran Associates, Inc. , 2012 . A. Krizhevsky, I. Sutskever, and G. E. Hinton, \u201cImageNet Classification with Deep Convolutional Neural Networks,\u201d in Advances in Neural Information Processing Systems 25 (F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger, eds.), pp. 1097--1105, Curran Associates, Inc., 2012."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_45_1","volume-title":"Tensorflow Lite","author":"Google Inc.","year":"2019","unstructured":"Google Inc. , \u201c Tensorflow Lite . \u201d https:\/\/www.tensorflow.org\/lite, accessed 2019 -09-01. Google Inc., \u201cTensorflow Lite. \u201d https:\/\/www.tensorflow.org\/lite, accessed 2019-09-01."}],"event":{"name":"FPGA '20: The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375306","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373087.3375306","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373087.3375306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:26Z","timestamp":1750200086000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375306"}},"subtitle":["An Automated DNN Chip Predictor and Builder for Both FPGAs and ASICs"],"short-title":[],"issued":{"date-parts":[[2020,2,23]]},"references-count":45,"alternative-id":["10.1145\/3373087.3375306","10.1145\/3373087"],"URL":"https:\/\/doi.org\/10.1145\/3373087.3375306","relation":{},"subject":[],"published":{"date-parts":[[2020,2,23]]},"assertion":[{"value":"2020-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}