{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T08:58:14Z","timestamp":1773997094799,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,23]],"date-time":"2020-02-23T00:00:00Z","timestamp":1582416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Cyber Security Centre","award":["VeTSS"],"award-info":[{"award-number":["VeTSS"]}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/R006865\/1"],"award-info":[{"award-number":["EP\/R006865\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,23]]},"DOI":"10.1145\/3373087.3375310","type":"proceedings-article","created":{"date-parts":[[2020,2,24]],"date-time":"2020-02-24T16:44:40Z","timestamp":1582562680000},"page":"277-287","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Finding and Understanding Bugs in FPGA Synthesis Tools"],"prefix":"10.1145","author":[{"given":"Yann","family":"Herklotz","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"John","family":"Wickerson","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2020,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139915"},{"key":"e_1_3_2_1_3_1","volume-title":"ABC: An academic industrial-strength verification tool. In Computer Aided Verification ,","author":"Brayton Robert","year":"2010"},{"key":"e_1_3_2_1_4_1","unstructured":"Cadence. 2019. Conformal Equivalence Checker . https:\/\/bit.ly\/2mkp0aa  Cadence. 2019. Conformal Equivalence Checker . https:\/\/bit.ly\/2mkp0aa"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"e_1_3_2_1_6_1","unstructured":"Robert L. Constable et almbox. 1986. Implementing Mathematics with The Nuprl Proof Development System.  Robert L. Constable et almbox. 1986. Implementing Mathematics with The Nuprl Proof Development System."},{"key":"e_1_3_2_1_7_1","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"de Moura Leonardo"},{"key":"e_1_3_2_1_8_1","volume-title":"21st International Conference on Types for Proofs and Programs (TYPES 2015) (Leibniz International Proceedings in Informatics (LIPIcs)),","author":"Paulo Pizani Flor Jo","year":"2015"},{"key":"e_1_3_2_1_9_1","volume-title":"Verismith: FPGA '20 Artifact . https:\/\/doi.org\/10","author":"Herklotz Yann","year":"2019"},{"key":"e_1_3_2_1_10_1","unstructured":"Intel. 2019 a. Intel FPGA SDK for OpenCL software technology. https:\/\/intel.ly\/2WXoTj8  Intel. 2019 a. Intel FPGA SDK for OpenCL software technology. https:\/\/intel.ly\/2WXoTj8"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel. 2019 b. Intel Quartus . https:\/\/intel.ly\/2m7wbCs  Intel. 2019 b. Intel Quartus . https:\/\/intel.ly\/2m7wbCs"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111037.1111042"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '15)","author":"Lidbury Christopher"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314622"},{"key":"e_1_3_2_1_15_1","volume-title":"Design and Verification Conference (DVCon) .","author":"McDonald William","year":"2006"},{"key":"e_1_3_2_1_16_1","first-page":"100","article-title":"Differential Testing for Software","volume":"10","author":"McKeeman William M","year":"1998","journal-title":"Digital Technical Journal"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134285.1134307"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611837"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254104"},{"key":"e_1_3_2_1_20_1","unstructured":"Stephen Williams. 2019. Icarus Verilog. http:\/\/iverilog.icarus.com\/  Stephen Williams. 2019. Icarus Verilog. http:\/\/iverilog.icarus.com\/"},{"key":"e_1_3_2_1_21_1","unstructured":"Clifford Wolf. 2019 a. VlogHammer . https:\/\/bit.ly\/2kCxjO3  Clifford Wolf. 2019 a. VlogHammer . https:\/\/bit.ly\/2kCxjO3"},{"key":"e_1_3_2_1_22_1","unstructured":"Clifford Wolf. 2019 b. Yosys Open SYnthesis Suite . https:\/\/bit.ly\/2kAXg0q  Clifford Wolf. 2019 b. Yosys Open SYnthesis Suite . https:\/\/bit.ly\/2kAXg0q"},{"key":"e_1_3_2_1_23_1","unstructured":"Xilinx. 2019 a. Vivado Design Suite . https:\/\/bit.ly\/2wZAmld  Xilinx. 2019 a. Vivado Design Suite . https:\/\/bit.ly\/2wZAmld"},{"key":"e_1_3_2_1_24_1","unstructured":"Xilinx. 2019 b. XST Synthesis Overview. https:\/\/bit.ly\/2lGtkjL  Xilinx. 2019 b. XST Synthesis Overview. https:\/\/bit.ly\/2lGtkjL"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993532"},{"key":"e_1_3_2_1_26_1","unstructured":"Michal Zalewski. 2015. American fuzzy lop. http:\/\/lcamtuf.coredump.cx\/afl\/  Michal Zalewski. 2015. American fuzzy lop. http:\/\/lcamtuf.coredump.cx\/afl\/"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.988498"}],"event":{"name":"FPGA '20: The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375310","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373087.3375310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:26Z","timestamp":1750200086000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375310"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,23]]},"references-count":26,"alternative-id":["10.1145\/3373087.3375310","10.1145\/3373087"],"URL":"https:\/\/doi.org\/10.1145\/3373087.3375310","relation":{},"subject":[],"published":{"date-parts":[[2020,2,23]]},"assertion":[{"value":"2020-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}