{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T13:30:28Z","timestamp":1768483828094,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,23]],"date-time":"2020-02-23T00:00:00Z","timestamp":1582416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,23]]},"DOI":"10.1145\/3373087.3375315","type":"proceedings-article","created":{"date-parts":[[2020,2,24]],"date-time":"2020-02-24T16:44:40Z","timestamp":1582562680000},"page":"150-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Straight to the Point"],"prefix":"10.1145","author":[{"given":"Stefan","family":"Nikoli\u0107","sequence":"first","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"}]},{"given":"Grace","family":"Zgheib","sequence":"additional","affiliation":[{"name":"Intel Corporation, San Jose, CA, USA"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2020,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"GLPK (GNU linear programming kit). \"https:\/\/www.gnu.org\/software\/glpk\/\".  GLPK (GNU linear programming kit). \"https:\/\/www.gnu.org\/software\/glpk\/\"."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1481153"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.475968"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the International Workshop on Field Programmable Logic and Applications","author":"Chow P.","year":"1991","unstructured":"P. Chow , S. O. Seo , D. Au , B. Fallah , C. Li , and J. Rose . A 1.2?m CMOS FPGA using cascaded logic blocks and segmented routing . In Proceedings of the International Workshop on Field Programmable Logic and Applications , Oxford, UK , Sept. 1991 . P. Chow, S. O. Seo, D. Au, B. Fallah, C. Li, and J. Rose. A 1.2?m CMOS FPGA using cascaded logic blocks and segmented routing. In Proceedings of the International Workshop on Field Programmable Logic and Applications, Oxford, UK, Sept. 1991."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/285055.285059"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_2_1_8_1","first-page":"544","volume-title":"21st International Colloquium, ICALP94","author":"H\u00f6fting F.","year":"1994","unstructured":"F. H\u00f6fting and E. Wanke . Polynomial time analysis of torodial periodic graphs. In Automata, Languages and Programming , 21st International Colloquium, ICALP94 , Jerusalem, Israel, July 11--14 , 1994 , Proceedings, pages 544 -- 555 , 1994. F. H\u00f6fting and E.Wanke. Polynomial time analysis of torodial periodic graphs. In Automata, Languages and Programming, 21st International Colloquium, ICALP94, Jerusalem, Israel, July 11--14, 1994, Proceedings, pages 544--555, 1994."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124841"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503050"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611821"},{"key":"e_1_3_2_1_13_1","volume-title":"thesis","author":"Luu J.","year":"2014","unstructured":"J. Luu . Architecture-Aware Packing and CAD Infrastructure for Field-Programmable Gate Arrays. Ph. D. thesis , University of Toronto , Toronto , 2014 . J. Luu. Architecture-Aware Packing and CAD Infrastructure for Field-Programmable Gate Arrays. Ph.D. thesis, University of Toronto, Toronto, 2014."},{"key":"e_1_3_2_1_14_1","volume-title":"June","author":"Luu J.","year":"2014","unstructured":"J. Luu , J. Goeders , M. Wainberg , A. Somerville , T. Yu , K. Nasartschuk , M. Nasr , S. Wang , T. Liu , N. Ahmed , K. B. Kent , J. Anderson , J. Rose , and V. Betz . VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 7(2):6:1--6:30 , June 2014 . J. Luu, J. Goeders, M. Wainberg, A. Somerville, T. Yu, K. Nasartschuk, M. Nasr, S. Wang, T. Liu, N. Ahmed, K. B. Kent, J. Anderson, J. Rose, and V. Betz. VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS), 7(2):6:1--6:30, June 2014."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1137\/0105003"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950458"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/1950413.1950447","volume-title":"Proceedings of the ACM\/SIGDA 19th International Symposium on Field-Programmable Gate Arrays, FPGA 2011","author":"Rubin R.","year":"2011","unstructured":"R. Rubin and A. DeHon . Timing-driven pathfinder pathology and remediation: quantifying and reducing delay noise in VPR-pathfinder. In J. Wawrzynek and K. Compton, editors , Proceedings of the ACM\/SIGDA 19th International Symposium on Field-Programmable Gate Arrays, FPGA 2011 , Monterey, CA, USA, February 27- March 1, 2011 , pages 173 -- 176 . ACM, 2011. R. Rubin and A. DeHon. Timing-driven pathfinder pathology and remediation: quantifying and reducing delay noise in VPR-pathfinder. In J. Wawrzynek and K. Compton, editors, Proceedings of the ACM\/SIGDA 19th International Symposium on Field-Programmable Gate Arrays, FPGA 2011, Monterey, CA, USA, February 27-March 1, 2011, pages 173--176. ACM, 2011."},{"key":"e_1_3_2_1_18_1","volume-title":"Approximation algorithms","author":"Vazirani V. V.","year":"2004","unstructured":"V. V. Vazirani . Approximation algorithms . Springer , 2004 . V. V. Vazirani. Approximation algorithms. Springer, 2004."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"}],"event":{"name":"FPGA '20: The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375315","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373087.3375315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:26Z","timestamp":1750200086000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375315"}},"subtitle":["Intra- and Intercluster LUT Connections to Mitigate the Delay of Programmable Routing"],"short-title":[],"issued":{"date-parts":[[2020,2,23]]},"references-count":19,"alternative-id":["10.1145\/3373087.3375315","10.1145\/3373087"],"URL":"https:\/\/doi.org\/10.1145\/3373087.3375315","relation":{},"subject":[],"published":{"date-parts":[[2020,2,23]]},"assertion":[{"value":"2020-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}