{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:30:13Z","timestamp":1769751013750,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,23]],"date-time":"2020-02-23T00:00:00Z","timestamp":1582416000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Cyber Security Centre of the UK","award":["4212204\/RFA 15971"],"award-info":[{"award-number":["4212204\/RFA 15971"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,23]]},"DOI":"10.1145\/3373087.3375390","type":"proceedings-article","created":{"date-parts":[[2020,2,24]],"date-time":"2020-02-24T16:44:40Z","timestamp":1582562680000},"page":"11-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Invited Tutorial"],"prefix":"10.1145","author":[{"given":"Kaspar","family":"Matas","sequence":"first","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"given":"Tuan","family":"La","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"given":"Nikola","family":"Grunchevski","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"given":"Khoa","family":"Pham","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2020,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"601","article-title":"-08. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration. In 2010 International Conference on Field Programmable Logic and Applications","volume":"596","author":"Beckhoff C.","year":"2010","unstructured":"C. Beckhoff , D. Koch , and J. Torresen . 2010 -08. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration. In 2010 International Conference on Field Programmable Logic and Applications . IEEE , 596 , 601 . C. Beckhoff, D. Koch, and J. Torresen. 2010-08. Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration. In 2010 International Conference on Field Programmable Logic and Applications. IEEE, 596,601.","journal-title":"IEEE"},{"key":"e_1_3_2_1_2_1","volume-title":"2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. 37--44","author":"Beckhoff C.","unstructured":"C. Beckhoff , D. Koch , and J. Torresen . 2012. Go Ahead: A Partial Reconfiguration Framework . In 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. 37--44 . C. Beckhoff, D. Koch , and J. Torresen. 2012. Go Ahead: A Partial Reconfiguration Framework . In 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. 37--44."},{"key":"e_1_3_2_1_3_1","volume-title":"2009 3rd International Conference on Signals, Circuits and Systems (SCS). 1--8.","author":"Danger J.","unstructured":"J. Danger , S. Guilley , S. Bhasin , and M. Nassar . 2009. Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-level Attacks on Hardware Cryptoprocessors . In 2009 3rd International Conference on Signals, Circuits and Systems (SCS). 1--8. J. Danger, S. Guilley, S. Bhasin, and M. Nassar. 2009. Overview of Dual Rail with Precharge Logic Styles to Thwart Implementation-level Attacks on Hardware Cryptoprocessors. In 2009 3rd International Conference on Signals, Circuits and Systems (SCS). 1--8."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"K. Georgopoulos K. Bakanov I. Mavroidis I. Papaefstathiou A. Ioannou P. Malakonakis K. D. Pham D. Koch and L. Lavagno. 2019. A Novel Framework for Utilising Multi-FPGAs in HPC Systems. 153--189.  K. Georgopoulos K. Bakanov I. Mavroidis I. Papaefstathiou A. Ioannou P. Malakonakis K. D. Pham D. Koch and L. Lavagno. 2019. A Novel Framework for Utilising Multi-FPGAs in HPC Systems. 153--189.","DOI":"10.1201\/9780429399602-7"},{"key":"e_1_3_2_1_5_1","volume-title":"Leaky Wires: Information Leakage and Covert Communication Between FPGA Long Wires.","author":"Giechaskiel I.","year":"2016","unstructured":"I. Giechaskiel , K. Rasmussen , and K. Eguro . 2016 . Leaky Wires: Information Leakage and Covert Communication Between FPGA Long Wires. (2016), 15--27. I. Giechaskiel, K. Rasmussen, and K. Eguro. 2016. Leaky Wires: Information Leakage and Covert Communication Between FPGA Long Wires. (2016), 15--27."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL).","author":"Giechaskiel I.","unstructured":"I. Giechaskiel , K. Rasmussen , and J. Szefer . 2019. Measuring Long Wire Leakage with Ring Oscillators in Cloud FPGAs . In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL). I. Giechaskiel, K. Rasmussen, and J. Szefer. 2019. Measuring Long Wire Leakage with Ring Oscillators in Cloud FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL)."},{"key":"e_1_3_2_1_7_1","volume-title":"Voltage Drop-based Fault Attacks on FPGAs Using Valid Bitstreams. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--7.","author":"Gnad D.","unstructured":"D. Gnad , F. Oboril , and M. Tahoori . 2017 . Voltage Drop-based Fault Attacks on FPGAs Using Valid Bitstreams. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--7. D. Gnad, F. Oboril, and M. Tahoori. 2017. Voltage Drop-based Fault Attacks on FPGAs Using Valid Bitstreams. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--7."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"T. G\u00fcneysu and A. Moradi. 2011. Generic Side-Channel Countermeasures for Reconfigurable Devices. In Cryptographic Hardware and Embedded Systems -- CHES 2011 Bart Preneel and Tsuyoshi Takagi (Eds.). Springer Berlin Heidelberg Berlin Heidelberg 33--48.  T. G\u00fcneysu and A. Moradi. 2011. Generic Side-Channel Countermeasures for Reconfigurable Devices. In Cryptographic Hardware and Embedded Systems -- CHES 2011 Bart Preneel and Tsuyoshi Takagi (Eds.). Springer Berlin Heidelberg Berlin Heidelberg 33--48.","DOI":"10.1007\/978-3-642-23951-9_3"},{"key":"e_1_3_2_1_9_1","unstructured":"A. Hagberg P. Swart and D. Schult. 2014. NetworkX - Software for Complex Networks. https:\/\/networkx.github.io\/ Retrieved Oct 29 2019 from  A. Hagberg P. Swart and D. Schult. 2014. NetworkX - Software for Complex Networks. https:\/\/networkx.github.io\/ Retrieved Oct 29 2019 from"},{"key":"e_1_3_2_1_10_1","volume-title":"Amazon EC2 F1 Instances . https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ Retrieved","author":"Amazon Inc. 2019.","year":"2019","unstructured":"Amazon Inc. 2019. Amazon EC2 F1 Instances . https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ Retrieved Jun 27, 2019 from Amazon Inc. 2019. Amazon EC2 F1 Instances . https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ Retrieved Jun 27, 2019 from"},{"key":"e_1_3_2_1_11_1","volume-title":"Private Circuits: Securing Hardware against Probing Attacks. In Advances in Cryptology - CRYPTO","author":"Ishai Y.","year":"2003","unstructured":"Y. Ishai , A. Sahai , and D. Wagner . 2003 . Private Circuits: Securing Hardware against Probing Attacks. In Advances in Cryptology - CRYPTO 2003, Dan Boneh (Ed.). Springer Berlin Heidelberg , Berlin, Heidelberg, 463--481. Y. Ishai, A. Sahai, and D. Wagner. 2003. Private Circuits: Securing Hardware against Probing Attacks. In Advances in Cryptology - CRYPTO 2003, Dan Boneh (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 463--481."},{"key":"e_1_3_2_1_12_1","volume-title":"2009 3rd International Conference on Signals, Circuits and Systems (SCS). 1--6.","author":"Kamoun N.","unstructured":"N. Kamoun , L. Bossuet , and A. Ghazel . 2009. Correlated Power Noise Generator as a Low Cost DPA Countermeasures to Secure Hardware AES Cipher . In 2009 3rd International Conference on Signals, Circuits and Systems (SCS). 1--6. N. Kamoun, L. Bossuet, and A. Ghazel. 2009. Correlated Power Noise Generator as a Low Cost DPA Countermeasures to Secure Hardware AES Cipher. In 2009 3rd International Conference on Signals, Circuits and Systems (SCS). 1--6."},{"key":"e_1_3_2_1_13_1","volume-title":"2019 b. Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs. https:\/\/eprint.iacr.org\/2019\/1152.pdf Retrieved","author":"Krautter J.","year":"2019","unstructured":"J. Krautter , D. Gnad , F. Schellenberg , A. Moradi , and M. Tahoori . 2019 b. Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs. https:\/\/eprint.iacr.org\/2019\/1152.pdf Retrieved Oct 29, 2019 from J. Krautter, D. Gnad, F. Schellenberg, A. Moradi, and M. Tahoori. 2019 b. Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs. https:\/\/eprint.iacr.org\/2019\/1152.pdf Retrieved Oct 29, 2019 from"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"J. Krautter D. Gnad and M. Tahoori. 2018. FPGAhammer: Remote Voltage Fault Attacks on Shared FPGAs suitable for DFA on AES . IACR Transactions on Cryptographic Hardware and Embedded Systems (2018) 44--68.  J. Krautter D. Gnad and M. Tahoori. 2018. FPGAhammer: Remote Voltage Fault Attacks on Shared FPGAs suitable for DFA on AES . IACR Transactions on Cryptographic Hardware and Embedded Systems (2018) 44--68.","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL).","author":"Mirzargar S. S.","unstructured":"S. S. Mirzargar and M. Stojilovic . 2019. Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey . In Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL). S. S. Mirzargar and M. Stojilovic. 2019. Physical Side-Channel Attacks and Covert Communication on FPGAs: A Survey. In Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL)."},{"key":"e_1_3_2_1_17_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Pham K. D.","year":"2017","unstructured":"K. D. Pham , E. Horta , and D. Koch . 2017. BITMAN: A Tool and API for FPGA Bitstream Manipulations. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2017 . IEEE, 894--897. K. D. Pham, E. Horta, and D. Koch. 2017. BITMAN: A Tool and API for FPGA Bitstream Manipulations. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE, 894--897."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL).","author":"Provelengios G.","unstructured":"G. Provelengios , D. Holcomb , and R. Tessier . 2019. Characterizing Power Distribution Attacks in Multi-User FPGA Environments . In Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL). G. Provelengios, D. Holcomb, and R. Tessier. 2019. Characterizing Power Distribution Attacks in Multi-User FPGA Environments. In Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL)."},{"key":"e_1_3_2_1_19_1","volume-title":"Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA '14)","author":"Putnam A.","unstructured":"A. Putnam , A. Caulfield , E. Chung , D. Chiou , K. Constantinides , J. Demme , H. Esmaeilzadeh , J. Fowers , G. Gopal , J. Gray , M. Haselman , S. Hauck , S. Heil , A. Hormati , J. Kim , S. Lanka , J. Larus , E. Peterson , S. Pope , A. Smith , J. Thong , P. Xiao , and D. Burger . 2014. A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services . In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA '14) . 13--24. A. Putnam, A. Caulfield, E. Chung, D. Chiou, K. Constantinides, J. Demme, H. Esmaeilzadeh, J. Fowers, G. Gopal, J. Gray, M. Haselman, S. Hauck, S. Heil, A. Hormati, J. Kim, S. Lanka, J. Larus, E. Peterson, S. Pope, A. Smith, J. Thong, P. Xiao, and D. Burger. 2014. A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA '14). 13--24."},{"key":"e_1_3_2_1_20_1","volume-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 45--52","author":"Ramesh C.","unstructured":"C. Ramesh , S. Patil , S. Dhanuskodi , G. Provelengios , S. Pillement , D. Holcomb , and R. Tessier . 2018. FPGA Side Channel Attacks without Physical Access . In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 45--52 . C. Ramesh, S. Patil, S. Dhanuskodi, G. Provelengios, S. Pillement, D. Holcomb, and R. Tessier. 2018. FPGA Side Channel Attacks without Physical Access. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 45--52."},{"key":"e_1_3_2_1_21_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1111--1116","author":"Schellenberg F.","unstructured":"F. Schellenberg , D. Gnad , A. Moradi , and M. Tahoori . 2018. An Inside Job: Remote Power analysis Attacks on FPGAs. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1111--1116 . F. Schellenberg, D. Gnad, A. Moradi, and M. Tahoori. 2018. An Inside Job: Remote Power analysis Attacks on FPGAs. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1111--1116."},{"key":"e_1_3_2_1_22_1","volume-title":"2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . 1--7.","author":"Schellenberg F.","unstructured":"F. Schellenberg , D. R. E. Gnad , A. Moradi , and M. B. Tahoori . 2018. Remote Inter-Chip Power Analysis Side-Channel Attacks at Board-Level . In 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . 1--7. F. Schellenberg , D. R. E. Gnad, A. Moradi, and M. B. Tahoori. 2018. Remote Inter-Chip Power Analysis Side-Channel Attacks at Board-Level. In 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) . 1--7."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0163"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"e_1_3_2_1_25_1","volume-title":"Resource Elastic Virtualization for FPGAs Using OpenCL. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL) . 111--1117","author":"Vaishnav A.","unstructured":"A. Vaishnav , K. D. Pham , D. Koch , and J. Garside . 2018 . Resource Elastic Virtualization for FPGAs Using OpenCL. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL) . 111--1117 . A. Vaishnav, K. D. Pham, D. Koch, and J. Garside. 2018. Resource Elastic Virtualization for FPGAs Using OpenCL. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL) . 111--1117."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2651829"},{"key":"e_1_3_2_1_27_1","volume-title":"FPGA-based Remote Power Side-channel Attacks. In 2018 IEEE Symposium on Security and Privacy (SP) . IEEE, 229--244","author":"Zhao M.","unstructured":"M. Zhao and G. Suh . 2018 . FPGA-based Remote Power Side-channel Attacks. In 2018 IEEE Symposium on Security and Privacy (SP) . IEEE, 229--244 . M. Zhao and G. Suh. 2018. FPGA-based Remote Power Side-channel Attacks. In 2018 IEEE Symposium on Security and Privacy (SP) . IEEE, 229--244."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays . ACM, 101--104","author":"Zick K.","unstructured":"K. Zick , M. Srivastav , W. Zhang , and M. French . 2013. Sensing Nanosecond-scale Voltage Attacks and Natural Transients in FPGAs . In Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays . ACM, 101--104 . K. Zick, M. Srivastav, W. Zhang, and M. French. 2013. Sensing Nanosecond-scale Voltage Attacks and Natural Transients in FPGAs. In Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays . ACM, 101--104."}],"event":{"name":"FPGA '20: The 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '20","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375390","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373087.3375390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:45Z","timestamp":1750203885000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373087.3375390"}},"subtitle":["FPGA Hardware Security for Datacenters and Beyond"],"short-title":[],"issued":{"date-parts":[[2020,2,23]]},"references-count":29,"alternative-id":["10.1145\/3373087.3375390","10.1145\/3373087"],"URL":"https:\/\/doi.org\/10.1145\/3373087.3375390","relation":{},"subject":[],"published":{"date-parts":[[2020,2,23]]},"assertion":[{"value":"2020-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}