{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T15:24:13Z","timestamp":1771946653533,"version":"3.50.1"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2020,8,21]],"date-time":"2020-08-21T00:00:00Z","timestamp":1597968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2020,9,30]]},"abstract":"<jats:p>Placement for Field Programmable Gate Arrays (FPGAs) is one of the most important but time-consuming steps for achieving design closure. This article proposes the integration of three unique machine learning models into the state-of-the-art analytic placement tool GPlace3.0 with the aim of significantly reducing placement runtimes. The first model, MLCong, is based on linear regression and replaces the computationally expensive global router currently used in GPlace3.0 to estimate switch-level congestion. The second model, DLManage, is a convolutional encoder-decoder that uses heat maps based on the switch-level congestion estimates produced by MLCong to dynamically determine the amount of inflation to apply to each switch to resolve congestion. The third model, DLRoute, is a convolutional neural network that uses the previous heat maps to predict whether or not a placement solution is routable. Once a placement solution is determined to be routable, further optimization may be avoided, leading to improved runtimes. Experimental results obtained using 372 benchmarks provided by Xilinx Inc. show that when all three models are integrated into GPlace3.0, placement runtimes decrease by an average of 48%.<\/jats:p>","DOI":"10.1145\/3373269","type":"journal-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T12:39:37Z","timestamp":1594125577000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Machine Learning for Congestion Management and Routability Prediction within FPGA Placement"],"prefix":"10.1145","volume":"25","author":[{"given":"Hannah","family":"Szentimrey","sequence":"first","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]},{"given":"Abeer","family":"Al-Hyari","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]},{"given":"Jeremy","family":"Foxcroft","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]},{"given":"Timothy","family":"Martin","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]},{"given":"David","family":"Noel","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]},{"given":"Gary","family":"Grewal","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]},{"given":"Shawki","family":"Areibi","sequence":"additional","affiliation":[{"name":"University of Guelph, Guelph, Canada"}]}],"member":"320","published-online":{"date-parts":[[2020,8,21]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 1--8.","author":"Alhyari A.","unstructured":"A. Alhyari , A. Shamli , Z. Abuowaimer , G. Grewal , and S. Areibi . 2019. A deep learning framework to predict routability for FPGA circuit placement . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 1--8. A. Alhyari, A. Shamli, Z. Abuowaimer, G. Grewal, and S. Areibi. 2019. A deep learning framework to predict routability for FPGA circuit placement. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_3_1","volume-title":"VPR: A new packing, placement and routing tool for FPGA research. In Field-Programmable Logic and Applications","author":"Betz Vaughn","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose . 1997 . VPR: A new packing, placement and routing tool for FPGA research. In Field-Programmable Logic and Applications . Springer , London, UK , 213--222. Vaughn Betz and Jonathan Rose. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Field-Programmable Logic and Applications. Springer, London, UK, 213--222."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the Design Automation Conference. 326--330","author":"Chan P.","unstructured":"P. Chan , M. Schlag , and J. Zien . 1993. On routability prediction for field programmable gate arrays . In Proceedings of the Design Automation Conference. 326--330 . P. Chan, M. Schlag, and J. Zien. 1993. On routability prediction for field programmable gate arrays. In Proceedings of the Design Automation Conference. 326--330."},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the International Symposium on Physical Design. ACM, 15--21","author":"Chan W.","unstructured":"W. Chan , P. Ho , A. Kahng , and P. Saxena . 2017. Routability optimization for industrial designs at sub-14nm process nodes using machine learning . In Proceedings of the International Symposium on Physical Design. ACM, 15--21 . W. Chan, P. Ho, A. Kahng, and P. Saxena. 2017. Routability optimization for industrial designs at sub-14nm process nodes using machine learning. In Proceedings of the International Symposium on Physical Design. ACM, 15--21."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD\u201916)","author":"Chan W. T. J.","unstructured":"W. T. J. Chan , Y. Du , A. B. Kahng , S. Nath , and K. Samadi . 2016. BEOL stack-aware routability prediction from placement using data mining techniques . In Proceedings of the International Conference on Computer Design (ICCD\u201916) . 41--48. W. T. J. Chan, Y. Du, A. B. Kahng, S. Nath, and K. Samadi. 2016. BEOL stack-aware routability prediction from placement using data mining techniques. In Proceedings of the International Conference on Computer Design (ICCD\u201916). 41--48."},{"key":"e_1_2_1_7_1","unstructured":"GNL. 2002. Netlist-Generator Tool. Retrieved from http:\/\/users.elis.ugent.be\/~dstrooba\/gnl\/.  GNL. 2002. Netlist-Generator Tool. Retrieved from http:\/\/users.elis.ugent.be\/~dstrooba\/gnl\/."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference (DATE\u201914)","author":"Han S.","unstructured":"S. Han , A. Kahng , S. Nath , and A. Vydyanathan . 2014. A deep learning methodology to proliferate golden signoff timing . In Proceedings of the Design, Automation 8 Test in Europe Conference (DATE\u201914) . 260:1\u2013260:6. S. Han, A. Kahng, S. Nath, and A. Vydyanathan. 2014. A deep learning methodology to proliferate golden signoff timing. In Proceedings of the Design, Automation 8 Test in Europe Conference (DATE\u201914). 260:1\u2013260:6."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the Design Automation Conference, Asia and South Pacific. IEEE, 605--608","author":"Hou W.","unstructured":"W. Hou , H. Yu , X. Hong , Y. Cai , W. Wu , J. Gu , and W. Kao . 2001. A new congestion-driven placement algorithm based on cell inflation . In Proceedings of the Design Automation Conference, Asia and South Pacific. IEEE, 605--608 . W. Hou, H. Yu, X. Hong, Y. Cai, W. Wu, J. Gu, and W. Kao. 2001. A new congestion-driven placement algorithm based on cell inflation. In Proceedings of the Design Automation Conference, Asia and South Pacific. IEEE, 605--608."},{"key":"e_1_2_1_11_1","unstructured":"S. Jain and K. Okabe. 2017. Training a fully convolutional neural network to route integrated circuits. ArXiv e-prints (June 2017).  S. Jain and K. Okabe. 2017. Training a fully convolutional neural network to route integrated circuits. ArXiv e-prints (June 2017)."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.757227"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825865"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the Great Lakes Symposium on VLSI. 1066--1395","author":"Li W.","unstructured":"W. Li and D. Banerji . 1999. Routability prediction for hierarchical FPGAs . In Proceedings of the Great Lakes Symposium on VLSI. 1066--1395 . W. Li and D. Banerji. 1999. Routability prediction for hierarchical FPGAs. In Proceedings of the Great Lakes Symposium on VLSI. 1066--1395."},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916)","author":"Li Wuxi","unstructured":"Wuxi Li , Shounak Dhar , and David Z. Pan . 2016. UTPlaceF: A routability-driven FPGA placer with physical and congestion aware packing . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916) . 66:1\u201366:7. Wuxi Li, Shounak Dhar, and David Z. Pan. 2016. UTPlaceF: A routability-driven FPGA placer with physical and congestion aware packing. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201916). 66:1\u201366:7."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. 1--8.","author":"Maarouf D.","unstructured":"D. Maarouf , A. Alhyari , Z. Abuowaimer , T. Martin , G. Grewal , S. Areibi , and A. Vannelli . 2018. A machine learning congestion estimation model for modern FPGAs . In Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. 1--8. D. Maarouf, A. Alhyari, Z. Abuowaimer, T. Martin, G. Grewal, S. Areibi, and A. Vannelli. 2018. A machine learning congestion estimation model for modern FPGAs. In Proceedings of the IEEE International Conference on Field-Programmable Logic and Applications. 1--8."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the 30th International Conference on Neural Information Processing Systems (NIPS\u201916)","author":"Mao X.","unstructured":"X. Mao , C. Shen , and Y. Yang . 2016. Image restoration using very deep convolutional encoder-decoder networks with symmetric skip connections . In Proceedings of the 30th International Conference on Neural Information Processing Systems (NIPS\u201916) . 2810--2818. X. Mao, C. Shen, and Y. Yang. 2016. Image restoration using very deep convolutional encoder-decoder networks with symmetric skip connections. In Proceedings of the 30th International Conference on Neural Information Processing Systems (NIPS\u201916). 2810--2818."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the 3rd International ACM Symposium on Field-Programmable Gate Arrays. 111--117","author":"McMurchie L.","unstructured":"L. McMurchie and C. Ebeling . 1995. PathFinder: A negotiation-based performance-driven router for FPGAs . In Proceedings of the 3rd International ACM Symposium on Field-Programmable Gate Arrays. 111--117 . L. McMurchie and C. Ebeling. 1995. PathFinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the 3rd International ACM Symposium on Field-Programmable Gate Arrays. 111--117."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 1--7.","author":"Pattison R.","unstructured":"R. Pattison , Z. Abuowaimer , S. Areibi , G. Grewal , and A. Vannelli . 2016. Invited paper: GPlace\u2014A congestion-aware placement tool for UltraScale FPGAs . In Proceedings of the International Conference on Computer-Aided Design. 1--7. R. Pattison, Z. Abuowaimer, S. Areibi, G. Grewal, and A. Vannelli. 2016. Invited paper: GPlace\u2014A congestion-aware placement tool for UltraScale FPGAs. In Proceedings of the International Conference on Computer-Aided Design. 1--7."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 1--8.","author":"Pui C.","unstructured":"C. Pui , G. Chen , W. Chow , K. Lam , P. Tu , H. Zhang , E. Young , and B. Yu . 2016. RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs . In Proceedings of the International Conference on Computer-Aided Design. 1--8. C. Pui, G. Chen, W. Chow, K. Lam, P. Tu, H. Zhang, E. Young, and B. Yu. 2016. RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs. In Proceedings of the International Conference on Computer-Aided Design. 1--8."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. ACM, 929--936","author":"Pui C.","unstructured":"C. Pui , G. Chen , Y. Ma , E. Young , and B. Yu . 2017. Clock-aware UltraScale FPGA placement with machine learning routability prediction . In Proceedings of the International Conference on Computer-Aided Design. ACM, 929--936 . C. Pui, G. Chen, Y. Ma, E. Young, and B. Yu. 2017. Clock-aware UltraScale FPGA placement with machine learning routability prediction. In Proceedings of the International Conference on Computer-Aided Design. ACM, 929--936."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design. 97--103","author":"Qi Z.","unstructured":"Z. Qi , Y. Cai , and Q. Zhou . 2014. Accurate prediction of detailed routing congestion using supervised data learning . In Proceedings of the IEEE International Conference on Computer Design. 97--103 . Z. Qi, Y. Cai, and Q. Zhou. 2014. Accurate prediction of detailed routing congestion using supervised data learning. In Proceedings of the IEEE International Conference on Computer Design. 97--103."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Gate Arrays. ACM, 77--86","author":"Rose J.","unstructured":"J. Rose , J. Luu , C. Yu , O. Densmore , J. Goeders , A. Somerville , K. B. Kent , P. Jamieson , and J. Anderson . 2012. The VTR project: Architecture and CAD for FPGAs from verilog to routing . In Proceedings of the International Symposium on Field-Programmable Gate Arrays. ACM, 77--86 . J. Rose, J. Luu, C. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson, and J. Anderson. 2012. The VTR project: Architecture and CAD for FPGAs from verilog to routing. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. ACM, 77--86."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.678873"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design. 1--8.","author":"Xie Z.","unstructured":"Z. Xie , Y. Huang , G. Fang , H. Ren , S. Fang , Y. Chen , and J. Hu . 2018. RouteNet: Routability prediction for mixed-size designs using convolutional neural network . In Proceedings of the International Conference on Computer-Aided Design. 1--8. Z. Xie, Y. Huang, G. Fang, H. Ren, S. Fang, Y. Chen, and J. Hu. 2018. RouteNet: Routability prediction for mixed-size designs using convolutional neural network. In Proceedings of the International Conference on Computer-Aided Design. 1--8."},{"key":"e_1_2_1_26_1","volume-title":"ISPD 2016 Routability-Driven FPGA Placement Contest.","year":"2016","unstructured":"Xilinx. 2016 . ISPD 2016 Routability-Driven FPGA Placement Contest. Retrieved from http:\/\/www.ispd.cc\/contests\/16\/ispd2016_contest.html. Xilinx. 2016. ISPD 2016 Routability-Driven FPGA Placement Contest. Retrieved from http:\/\/www.ispd.cc\/contests\/16\/ispd2016_contest.html."},{"key":"e_1_2_1_27_1","unstructured":"Xilinx. 2017. UltraScale Architecture Configurable Logic Block User Guide. Retrieved from http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf.  Xilinx. 2017. UltraScale Architecture Configurable Logic Block User Guide. Retrieved from http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug574-ultrascale-clb.pdf."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.02.001"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the International Symposium on Physical Design. ACM, 139--143","author":"Yang S.","unstructured":"S. Yang , A. Gayasen , C. Mulpuri , S. Reddy , and R. Aggarwal . 2016. Routability-driven FPGA placement contest . In Proceedings of the International Symposium on Physical Design. ACM, 139--143 . S. Yang, A. Gayasen, C. Mulpuri, S. Reddy, and R. Aggarwal. 2016. Routability-driven FPGA placement contest. In Proceedings of the International Symposium on Physical Design. ACM, 139--143."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the International Workshop on System Level Interconnect Prediction. ACM, 33--40","author":"Yeager D.","unstructured":"D. Yeager , D. Chiu , and G. Lemieux . 2007. Congestion estimation and localization in FPGAs: A visual tool for interconnect prediction . In Proceedings of the International Workshop on System Level Interconnect Prediction. ACM, 33--40 . D. Yeager, D. Chiu, and G. Lemieux. 2007. Congestion estimation and localization in FPGAs: A visual tool for interconnect prediction. In Proceedings of the International Workshop on System Level Interconnect Prediction. ACM, 33--40."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201919)","author":"Yu C.","unstructured":"C. Yu and Z. Zhang . 2019. Painting on placement: Forecasting routing congestion using conditional generative adversarial nets . In Proceedings of the Design Automation Conference (DAC\u201919) . 1--6. C. Yu and Z. Zhang. 2019. Painting on placement: Forecasting routing congestion using conditional generative adversarial nets. In Proceedings of the Design Automation Conference (DAC\u201919). 1--6."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201919)","author":"Zhao J.","unstructured":"J. Zhao , T. Liang , S. Sinha , and W. Zhang . 2019. Machine learning based routing congestion prediction in FPGA high-level synthesis . In Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201919) . 1130--1135. J. Zhao, T. Liang, S. Sinha, and W. Zhang. 2019. Machine learning based routing congestion prediction in FPGA high-level synthesis. In Proceedings of the Design, Automation and Test in Europe Conference (DATE\u201919). 1130--1135."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the Asia Symposium on Quality Electronic Design (ASQED\u201915)","author":"Zhou Q.","unstructured":"Q. Zhou , X. Wang , Z. Qi , Z. Chen , Q. Zhou , and Y. Cai . 2015. An accurate detailed routing routability prediction model in placement . In Proceedings of the Asia Symposium on Quality Electronic Design (ASQED\u201915) . 119--122. Q. Zhou, X. Wang, Z. Qi, Z. Chen, Q. Zhou, and Y. Cai. 2015. An accurate detailed routing routability prediction model in placement. In Proceedings of the Asia Symposium on Quality Electronic Design (ASQED\u201915). 119--122."},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications. 683--686","author":"Zhuo Y.","unstructured":"Y. Zhuo , H. Li , and S. Mohanty . 2006. A congestion driven placement algorithm for FPGA synthesis . In Proceedings of the International Conference on Field-Programmable Logic and Applications. 683--686 . Y. Zhuo, H. Li, and S. Mohanty. 2006. A congestion driven placement algorithm for FPGA synthesis. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 683--686."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373269","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:58Z","timestamp":1750199578000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373269"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,21]]},"references-count":34,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020,9,30]]}},"alternative-id":["10.1145\/3373269"],"URL":"https:\/\/doi.org\/10.1145\/3373269","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8,21]]},"assertion":[{"value":"2019-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-08-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}