{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:10:05Z","timestamp":1750201805086,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T00:00:00Z","timestamp":1580688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100011039","name":"Intelligence Advanced Research Projects Activity","doi-asserted-by":"publisher","award":["W911NF-17-1-0120"],"award-info":[{"award-number":["W911NF-17-1-0120"]}],"id":[{"id":"10.13039\/100011039","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2020,3,31]]},"abstract":"<jats:p>Timing of synchronous systems is an everlasting stumbling block to the booming demands for lower power consumption and higher operation speeds in the electronics industry. This hardship is aggravated by the growing levels of variability in state-of-the-art silicon dimensions and in other beyond-CMOS technologies. Although some designers continue to strongly believe in the performance advantages of being fully synchronous, others have radically shifted toward extremely robust delay-insensitive domains. Targeting a different compromise of both performance and robustness, this article provides sufficient conditions for an asynchronous system to be able to generate the periodic signals necessary for the timing of a fully synchronous system and highlights a specific hierarchical clocking structure that with a single tunable delay satisfies these conditions. Using an asynchronous clock distribution network benefits from both the natural robustness of asynchronous structures and the advantageous performance of synchronous clocking.<\/jats:p>","DOI":"10.1145\/3373355","type":"journal-article","created":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T12:35:17Z","timestamp":1580733317000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Theoretical Foundation for Timing Synchronous Systems Using Asynchronous Structures"],"prefix":"10.1145","volume":"25","author":[{"given":"Ramy N.","family":"Tadros","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,2,3]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045093"},{"volume-title":"A Designer\u2019s Guide to Asynchronous VLSI","author":"Beerel Peter A.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","first-page":"446","article-title":"Network of tightly coupled performance monitors for determining the maximum frequency of operation of a semiconductor IC","volume":"8","author":"Cortadella Jordi","year":"2013","journal-title":"US Patent"},{"volume-title":"Proceedings of the 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC\u201916)","author":"Cortadella Jordi","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.728912"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.123378"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007903527533"},{"volume-title":"Proceedings of the 2008 Asia and South Pacific Design Automation Conference. IEEE","author":"Guthaus Matthew R.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442087.2442102"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693268"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.475126"},{"key":"e_1_2_1_16_1","unstructured":"ITRS. 2015. International Technology Roadmap for Semiconductors 2.0: Beyond CMOS. Available at http:\/\/www.itrs2.net\/itrs-news.html.  ITRS. 2015. International Technology Roadmap for Semiconductors 2.0: Beyond CMOS. Available at http:\/\/www.itrs2.net\/itrs-news.html."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666511"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"volume-title":"Globally asynchronous, locally synchronous circuits: Overview and outlook","year":"2007","author":"Krstic Milos","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the IEEE 1984 International Symposium on Circuits and Systems. 1381--1385","year":"1984","author":"Leu D.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(84)90067-X"},{"volume-title":"Proceedings of the 2007 IEEE\/ACM International Conference on Computer-Aided Design. IEEE","author":"Peggy","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems","volume":"2","author":"Murata T.","year":"1982"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"volume-title":"Proceedings of the 31st Design Automation Conference. IEEE","author":"Christian","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/321479.321485"},{"volume-title":"Proceedings of the 1998 Symposium on VLSI Circuits. Digest of Technical Papers. IEEE","author":"Phillip","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"},{"volume-title":"Proceedings of the 16th International Superconductive Electronics Conference (ISEC\u201917)","author":"Ramy","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS\u201918)","author":"Ramy","key":"e_1_2_1_32_1"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2856836"},{"key":"e_1_2_1_34_1","unstructured":"N. Weste and D. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective. Addison-Wesley.  N. Weste and D. Harris. 2011. CMOS VLSI Design: A Circuits and Systems Perspective. Addison-Wesley."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373355","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373355","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:58Z","timestamp":1750199578000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373355"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,3]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,3,31]]}},"alternative-id":["10.1145\/3373355"],"URL":"https:\/\/doi.org\/10.1145\/3373355","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2020,2,3]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-02-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}